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LOW TEMPERATURE HERMETICALLY SEALED 3-D MEMS FOR 
WIRELESS OPTICAL COMMUNICATION 
 
by 
 
Rahul Agarwal 
 
 
ABSTRACT 
 
Novel processes were developed that resulted in a self-packaged device during the 
system integration, along with a transparent lid for inspection or optical probing.  A new 
process was developed for improving the verticality in Micro Electro Mechanical 
Systems (MEMS) structures using Deep Reactive Ion Etching (DRIE). A self-pattered, 
mask-less photolithography technique was developed to metallize these vertical 
structures while maintaining a transparent window, for packaging of various MEMS 
devices.  The verticality and metallization coverage were evaluated by incorporating the 
MEMS structures into an optical Corner Cube Retroreflector (CCR). A low temperature, 
hermetic sealing technique was also developed using In-Au thermo-compression bonding 
at 160°C.  
Cross-shaped 550μm deep vertical mirrors, with sidewall angles of 90.08° were 
etched with this new DRIE technique. This is the best reported sidewall angle for such 
deep structures. The typical scalloped DRIE sidewall roughness was reduced to 40nm 
using wet polishing. A bonded Pyrex wafer was used as the handle wafer during DRIE; it 
eventually forms the package window after DRIE.   
 xvi
The metallized, vertical mirrors were bonded to a MEMS device chip to assemble 
and package the CCR. The MEMS device chip consisted of an array of torsion mirrors. 
The mirrors were designed to modulate at 6Vp-p - 20Vp-p, with the resonant frequencies 
ranging from 25 KHz - 50 KHz. The design and simulation results are presented. To test 
the hermetic seal, helium leak tests were performed on the packaged device. Leak rates of 
as low as 2.8x10-8 atm cc/s air were detected, which is better than the MIL-STD-883G of 
5x10-8 atm cc/s air for a package volume of   7.8x10-3 CC.  
A microprocessor and temperature/humidity sensor was then integrated with the 
CCR to assemble a passive optical digital data communicator. A flexible circuit design 
and a folded packaging scheme were utilized to minimize the overall form factor. Flat, 
flexible polymer batteries were incorporated to reduce the thickness of the package to a 
few millimeters. The fully packaged sensor system was about 30mm×30mm×6mm. 
Recorder sensor data was transmitted to a remote location using the CCR, and those 
results are presented. 
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1 
INTRODUCTION 
 
There are various ways to fabricate/assemble 3-D structures using MEMS 
techniques. Structures can be etched in the bulk of Si substrate or built on a Si substrate 
by bulk micromachining and surface micromachining respectively.   The inherent nature 
of bulk micromachining leads to 3-D structures in the bulk of Si [1]; whereas surface 
micromachined parts can be rotated [2] or popped up [3] to assemble 3-D structures. 
Surface micromachined structures usually suffer from surface curvature due to film 
stresses, and hence are not the ideal way to fabricate long vertical structures.  
An example of a 3-D structure is a vertical mirror. Vertical etching is a necessary 
component in various applications including the fabrication of through wafer vias [4]. 
Vertical etching is also used in the fabrication of variety of devices, such as external 
cavity lasers, filters, resonators, capacitive accelerometers, optical cross connects, optical 
CCR communicators etc. Various processes such as anisotropic wet etching, LIGA 
[Lithography, Electroforming (German: Galvanoformung), and molding (German: 
Abformung)] process or DRIE can be used to fabricate vertical structures.   
While the DRIE plasma etching results in rough sidewalls and tapered profile, 
crystal orientation limits the use of wet etching to fabricate vertical mirrors in various 
shapes. Vertical structures with atomically smooth surfaces [5, 6, 7] can be etched by wet 
anisotropic etching of Si on (110) wafer with the mask aligned to the (111) crystal plane. 
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Various devices like accelerometer [8], beam splitters [5], and comb structures [9] have 
been realized using vertical structures etched in (110) Si wafer. However, the shape of 
structures which can be realized using wet anisotropic etching is highly restricted by the 
crystallography of the silicon wafer.  For example, while it is possible to wet etch straight 
vertical mirrors on a (110) Si, structures in the shape of cross are not possible to be 
etched on a (110) Si as the (111) planes intersect at an angle to the (110) plane. LIGA 
process [10] can be used to fabricate vertical metallic or polymer microstructures or 
molds. However these require expensive X-ray exposure which is not common in most 
facilities. DRIE techniques can allow etching of extremely complex geometries, but has 
loading dependent etch characteristics, and rougher sidewalls. Fabricating long vertical 
mirrors is a challenge MEMS industry has always faced. Extensive and expensive 
characterization of etch tools are required to characterize the process for a given feature 
size. Hence there was a need to develop a process which can be used to etch different 
features with vertical sidewalls on the same wafer, with little characterization or changes 
in the etch recipe.  
The various factors affecting the DRIE process in SF6 + C4F8 chemistry includes 
pressure, gas flow rates, RF power, distributions of fluorine radicals, ions, waste 
products, etc. In SF6 plasma, active fluorine atoms are released from the plasma and react 
with the Si surface to form a volatile fluoride species. The fluorine atoms reach the 
surface from all directions. But as the etch depth increases, it limits the transport of 
fluoride atoms reaching the Si surface which results in reduction in etch rates and 
increased roughness. The geometry of the pattern to be etched also has a major influence 
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on the etch depth, profile and other process characteristics. These effects include aspect 
ratio dependent etching and the micro-loading effect where large open areas have a high 
reactant consumption rate. This leads to reactant deficits since the transport of etching 
species across the wafer is limited by diffusion process as described earlier. With the 
increase in density of open areas, the micro-loading effects increases resulting in 
decreased etch rates along with changes in etch profiles. The DRIE process also leaves 
scallops on the morphology of the etched structures because of the process sequence of 
etch and passivation cycles. To use these etched surfaces as mirrors, the roughness has to 
be reduced.  
The packaging of MEMS devices is one of the most difficult and cost sensitive 
process in product development due to its many requirements [11]. MEMS packaging 
techniques are borrowed from IC industry, but the functionality of MEMS devices differ 
a lot from the IC devices. MEMS packaging presents various challenges which were 
never faced by the IC packaging industry due to the diversity of MEMS devices and the 
requirement that many of MEMS devices are in continuous and/or intimate contact with 
their environment. Even though application specific packaging is not an efficient method 
of sealing MEMS based products, a new and specialized package is designed nearly for 
each new MEMS device. Consequently, most manufacturers find that packaging is the 
single most expensive and time consuming task in a MEMS product development 
program, and is also often the first to influence the system response.  
To package an optical MEMS sensor, a transparent window and electrical 
connections to the outside world need to be integrated into the design. Processes, which 
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can create a package and simultaneously assist in the fabrication of the needed optical 
surfaces, will be beneficial toward meeting the growing need for low cost packaging 
solutions. Past works have presented various methods and approaches to package an 
optical device with integrated window for optical access [12, 13]; however these 
techniques requires extra complex processes to package 3-D optical structures.  
In many devices hermetic sealing is required, allowing only a negligible amount 
of gas to be exchanged between the passages in the MEMS body and the atmosphere 
during the life of the MEMS, in order to prevent the device from becoming contaminated. 
Moisture can be readily absorbed by some materials (for example Al) used in MEMS 
device fabrication. This can cause failure of MEMS devices due to stiction, swelling, 
stress, and possibly delamination at various stages. To minimize these failure 
mechanisms, MEMS packages needs to be hermetically sealed. Also low temperature 
packaging is desired as high temperature can cause thermal stress/mismatch problems. 
Developing a low temperature packaging scheme, which can be used to hermetically 
package various devices at die and/or wafer level, will be beneficial for the development 
of the MEMS industry. 
1.1 Research Focus in This Dissertation 
In this dissertation DRIE along with KOH:IPA isotropic polishing on (100) Si 
wafer will be discussed to fabricate vertical mirrors and package frame for assembling 
and packaging MEMS devices. A novel self-masking photolithography method will also 
be presented to selectively metallize long vertical structures and leave transparent 
package window. This transparent window is required for optical MEMS devices for 
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optical probing and can be used for device inspection in non optical MEMS devices. A 
versatile, CMOS compatible low temperature hermetic bonding technique (temperature 
as low as 160°C) will also be presented which can be used to hermetically seal various 
temperature sensitive MEMS devices. The results will be presented using CCR as an 
example, but the processes are also applicable for many other MEMS devices.  
Novel DRIE technique was developed which reduces the loading effect in Bosch 
process and results in vertical sidewalls for MEMS structures. The anodically bonded 
Pyrex which was used as the handle wafer during DRIE was later used as the package lid 
for zero level packaging of MEMS devices. This work focuses on developing packaging 
techniques for MEMS devices which are assembled by bonding bulk etched wafer/chip to 
surface micromachined wafer/chip. The packaging on such devices was achieved during 
assembly and no separate lid or packaging schemes were necessary. Hence the processing 
steps are reduced and more importantly the most difficult and expensive issue of MEMS 
packaging was addressed during the assembly of the device rather than addressing it after 
the device has been assembled. Bonding at 160°C was used to hermetically seal the 
package during assembly, which reduces the thermal stresses the device go through 
during high temperature hermetic sealing techniques. Lateral feed-throughs through the 
package lid were used to electrically communicate with the packaged MEMS mirrors. In 
total twelve electrodes were used to modulate the mirrors in four different quadrants.  
The validation of the fabrication and packaging technique was performed by 
assembling and packaging a MEMS modulating CCR.  A CCR consists of an active 
mirror surface and two orthogonal static mirrors. Optical ray tracing analysis shows that 
  6
an incident optical ray which is reflected by three mirrors, exits in the direction of the 
incident ray. By moving or distorting the active mirror, the returned ray is directed away 
from the incident ray. Moving the mirror in synchrony with information from a sensor, 
for example a temperature and humidity sensor, one can impart this information onto a 
probing laser beam using very little power; thus, the sensing signal can be transmitted 
back into central station to realize remote free space communications.  
A CCR is a 3-D structure, which requires three orthogonal mirrors. In this work 
the CCRs were fabricated by mating MEMS active device chip to the static vertical 
mirror chip.  The static vertical mirror chip also consists of a package frame and Pyrex 
package lid for packaging the devices. The MEMS device chip and the vertical mirror 
chip with package frame were bonded together using thermo-compression bonding, 
which results in hermetic packaging of the device. The packaged devices can then be 
placed in a leadless chip carrier (LCC) package or in a dual inline package (DIP). In this 
work the packaged CCRs were directly bonded to a flexi board for electrical actuation 
and optical testing. Folded assembly for the flexi board was used to reduce the form 
factor of the final device.  
A single structural layer surface micromachining process for creating MEMS 
actuators and sensors is discussed. A base metal layer allows electrical routing. The 
structural layer is made of a stack of metal, dielectric, and metal to allow electrostatic 
actuation of parts, stiffness, and high optical reflectivity. The lower structural metal is 
patternable to allow isolated patterns for electrical switching applications. All structural 
layers are self-aligned. 
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Figure 1(a) shows the solid model of the vertical mirrors and the package frame 
which will be used to assemble and package the CCR. Figure 1(b) shows the SEM image 
of the MEMS chip on which the chip in Figure 1(a) will be flip-chip bonded to assemble 
the CCR. The mirrors in the cross shape will form the two static mirrors of the CCR and 
the MEMS mirrors will form the third mirror (modulating) of the CCR.   
Different data rates were required for different applications depending on the kind 
of receiver which can be used to detect the signal. Hence different CCRs were fabricated 
with the max data rate of 9600bps to as low as 2400bps. Instead of using full aperture 
tilting mirrors which limited the resonant frequency of the mirrors [35], small torsion 
mirrors (100μm x 100μm) with low stress silicon nitride as the structural layer were used, 
with resonant frequency of approximately 25 KHz - 50 KHz. 6Vp-p – 20Vp-p were used to 
modulate the MEMS mirrors depending on the design of the MEMS mirrors. 2.63pF 
capacitance was measured per CCR quadrant (80 mirrors per quadrant), which leads to 
low power consumption to 95μW (10nJ/bit at a data rate of 9600bps), see Appendix B. 
Test data at 9600bps was transmitted and the CCR was tested for optical 
communication at 10-20 meters. Also temperature and humidity sensor data was 
transmitted at 2400bps to a distance of 10-20 meters and the received data was 
transferred using RS232 to a computer. A LabVIEW program was developed to convert 
this digital data to the physical temperature and humidity values and display that data on 
the computer.  
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(a) 
 
(b) 
Figure 1: Shows Different Chips Which Were Bonded Together to Assemble the CCR. (a) 
Shows the Solid Model of the Two Static Mirrors of the CCR Which Were Fabricated 
Using DRIE and KOH:IPA Polishing. (b) SEM Image of the MEMS Mirror Chip.  
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Figure 2: Fabrication Steps for Different CCRs. 
1.2 Fabrication and Assembly 
Different methods to fabricate vertical mirrors and MEMS torsion mirrors were 
investigated. Most of the work in this dissertation concentrates on etching vertical mirrors 
using DRIE and using Si3N4 as the structural layer for the MEMS torsion mirrors. Other 
methods like etching vertical mirrors in (110) Si and using SOI wafer for making MEMS 
mirrors were also investigated and will be discussed as the future work. The different 
steps are shown as a fabrication tree in Figure 2.   
1.2.1 DRIE and KOH:IPA Polishing Method 
In this method two different wafers were processed, one to fabricate vertical static 
mirrors along with package frame and package lid and the second to fabricate the MEMS 
torsion mirrors. The processed wafers were bonded together to fabricate the packaged 
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CCR. This is a very versatile method and can be used to enable packaging of various 
MEMS devices with optical and electrical feed-throughs. Vertical mirrors were fabricated 
using DRIE and followed by KOH:IPA polishing, which will be discussed in detail in 
Chapter 5 and Chapter 6. Further, the issue of selective metallization of vertical structures 
will be addressed in Chapter 7.  
The etch process circumvents the need for performing difficult photolithography, 
uses simple DRIE techniques, and includes only one long etch to create highly vertical 
structures. Additionally, the optical window is not subjected to potentially damaging etch 
chemistries. A single structural layer surface micromachining process was used for 
fabricating MEMS torsion mirrors. A base metal layer allows electrical routing. The 
structural layer was made of a stack of metal, dielectric, and metal to allow electrostatic 
actuation of parts, stiffness, and high optical reflectivity. A package frame bonding area 
was also designed on this wafer with Au as the top metal. The metal traces, for 
connection to the outside world runs beneath this package frame area and are isolated 
from each other by Si3N4. This will be discussed in detail in Chapter 8. The CCRs were 
then assembled by bonding the vertical mirror chip to the base Si chip which contains 
active MEMS mirrors for modulating the incident laser beam.  
1.2.2 KOH Etching on (110) Si Wafer 
The KOH:IPA polishing on the DRIE surfaces reduces the sidewall roughness but 
it doesn't polish it to an atomically smooth surface. Hence the mirrors fabricated by DRIE 
and KOH:IPA polishing method suffers from scattering losses, which in turn limits the 
range of the CCR. To overcome this limitation a new method was developed using KOH 
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etching on (110) Si wafer. This method gives atomically smooth sidewalls, however it 
suffer from structure dependent etching characteristic of wet anisotropic etching. To 
circumvent these problems three different chips, first with active MEMS devices, second 
with single straight vertical mirror with a gap in the center and third with another vertical 
mirror with package frame were used to assemble the CCR. Laser liftoff was developed 
to facilitate three chip bonding and will be discussed in Chapter 12.  SOI wafer was used 
to fabricate the MEMS active mirrors. This reduces the mirror curvature as the single 
crystal silicon layer was used as the active structure. This will also be discussed in 
Chapter 8.  
1.3 Contributions and Layout of Dissertation 
Various different CCR designs have been proposed where MEMS technique was 
used to modulate one of the mirrors of the CCR. No packaging techniques have been 
developed for such CCRs. The CCRs results presented also suffer from slow data rates of 
upto 300bps, high Q and lengthy ring down time, and mirror alignments of 0.18° were 
reported. This work focuses on improving these factors. Higher data rates were used to 
transmit data from sensor to the receiver. The MEMS mirrors developed have low Q of 
~3 and hence can be used at various operating frequencies. The mirror alignment was 
also improved to 0.08°.  The important factors for improving the quality of a CCR are 
mirror alignment, mirror curvature, mirror roughness, size of the modulator and size of 
static mirrors and the acceptance angle of the CCR. In this dissertation attempts were 
made to improve the CCR quality by improving the alignments of the CCR mirrors, 
reducing the mirror curvature and static mirror roughness. Larger size modulators and 
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large vertical mirrors were used and a packaging scheme was developed to increase the 
life time of the device. 
Various novel and versatile fabrication and packaging techniques to assemble the 
CCR were developed. DRIE and wet anisotropic etching techniques were used to 
fabricate vertical mirrors. DRIE was performed to first etch 550μm deep structures in Si 
while maintaining uniform etch profile. Wet anisotropic etching was then used to 
improve the verticality of the etched structures and to reduce the roughness. The process 
also resulted in an integrated package window [14]. Extremely vertical and deep 
structures with various fill factors and uniform etch rate and etch profile were etched 
across the Si wafer. Self-patterning liftoff was performed to get metal coated vertical 
mirrors with along with the integrated transparent package lid [15] for assembling, 
packaging and testing of MEMS devices. These bonded Si vertical mirrors and the glass 
window form the package lid devices which were then subsequently bonded to active 
torsion mirrors to fabricate 3-D MOEMS device called CCR [16]. Low temperature 
hermetic seal technique was also developed and will be presented.  
MEMS torsion mirrors were designed, modeled and fabricated using low stress 
Si3N4 as the structural layer. Thermal cycling on the final packaged device was 
successfully performed to a temperature of 320°C to room temperature. The package also 
passed the MIL-STD-883G for the given package volume. The MEMS torsion mirrors 
were also modulated successfully for around 8 billion cycles. 
Another method with atomically smooth sidewall to fabricate vertical mirrors will 
also be discussed which can be potentially used to improve the range of the CCR. Laser 
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liftoff technique was developed to facilitate multiple stack bonding of chips with free 
standing structures.  
This dissertation will start with the introduction and literature review about CCRs 
in Chapter 2. Since dry and wet etch processing are important parts of this research to 
fabricate vertical structures, a literature review will be summarized for dry etching in 
Chapter 3, followed by the literature review for wet processing in Chapter 4. Further the 
dissertation is divided into different chapters which talk about different processes which 
were used to finally assemble the devices. In Chapter 5 the DRIE results obtained by the 
modified process which was used to etch vertical structures will be presented and in 
Chapter 6 the polishing results on these etched surfaces will be discussed. In Chapter 7 
the issue of metallization of vertical mirrors with transparent package lid will be 
addressed. In Chapter 8 various aspects of the surface micromachining technique will be 
discussed. Surface micromachining was used to fabricate torsion mirrors using Si3N4 as 
structural layer on Si wafer. Further SOI wafers were also used to fabricate cantilevers. 
This gives very flat surfaces and will also be discussed in Chapter 8. Introduction to 
various bonding techniques and processes for packaging MEMS devices will be 
discussed in Chapter 9. Various hermetic sealing techniques and low temperature 
hermetic sealing technique which was developed will be discussed in Chapter 10. Testing 
results of the CCR will be presented in Chapter 11. Chapter 12 concludes this dissertation 
with results and discussions.  
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2 
CORNER CUBE RETROREFLECTORS 
 
In the modern era, radio and optical wireless communication are getting more 
attention as they provide increased mobility and access to information where a wired 
network cannot exist. Several options, such as radio frequencies (RF) and optical links, 
are available which can act as wireless communication systems. The choice between 
radio link and the optical link depends mainly on the application they are to be used on. 
RF method usually requires low power transmitter, complex modulation/demodulation 
circuitry and a relatively large antenna. In recent times optical communication is getting 
more attention as more and more electro-magnetic frequency spectra have been governed 
by Federal Communications Commission (FCC).  
As the communication systems in the clandestine locations, as in battlefields, 
become more reliant on sensor networks to provide up-to-date information, there emerges 
a need for low power, compact, and stealthy communication capability between the 
probing station and the sensor locations. The communication systems need to be such that 
they can prevent or minimize any possible interception of the location/communication 
signal by the opposition. Such communication system is necessary for applications that 
include identify-friend-or-foe interrogation, air-to-ground links, and unmanned 
autonomous vehicle monitoring. Standard techniques such as use of radio or optical 
transmitter generate cones of energy that, in some cases could compromise the 
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clandestine locations. With the increased use of powerful and miniature mobile 
communication devices the limitations on the weight and power required to transmit data 
is getting more and more stringent. An attractive system to circumvent many of these 
challenges is one that makes use of sensors with modulating retroreflectors, such as a 
CCR as first described by Stockman in 1948 [17]. The interrogating transmitter can use a 
low power laser and a low power CCR is used to transmit the digital signal to the 
detector.   It is a passive communication scheme which doesn’t require any beam 
generating capacity at the sensor end. Using such a scheme the source, the receiver and 
the larger power supply can be located at a single location. The probing beam from the 
transmitter/detector location would illuminate the sensor location; the modulating 
retroreflectors at the sensor locations can modulate the probing signal using the sensor 
data and reflect it back to the detector. The sensor receiver would involve a photodiode 
and some digital circuitry, thus using less power than the equivalent RF receiver [18]. 
Such a system can provide line-of-sight communication for sensors having limited energy 
capability and/or limited size.  
The free space optical (FSO) communication only requires a clear line-of-sight 
path (non-line of sight optical communication is also possible [18]) between the 
transmitter and receiver to form a communication link. No buried cables, switch networks 
or complex amplifiers are needed in FSO communication, unlike radio or fiber optics 
communication network, without compromising the bandwidth of the network. The major 
limitations in FSO communication systems are: weather changes, clear line-of-sight path 
and noise induced by sunlight on the receiver end.  
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2.1 Retroreflectors 
A retroreflector [17] is a device which reflects the light back to its source, just like 
a plane mirrors reflects the light back to its source when the light is incident normal to the 
mirror. The advantage of using a retroreflector over a plane mirror is that the reflection is 
independent of the angle of incidence (to some extend). CCRs have a wide range of 
applications ranging from street signs and road markings to wireless optical 
communications. Amongst other applications passive CCRs have been used as targets for 
displacement sensing [19], as reflectors for improving spatial resolution of scintillation 
detectors [20] and X-ray image intensifier screen in reflective liquid crystal displays [21]. 
Retroreflection can be obtained by two different techniques: 
1. Non focusing retroreflectors: - CCR is an optical device which consists of three 
mutually orthogonal flat mirrors forming a concave corner. If the light comes from a 
quadrant of hemisphere defined by the concave side of the CCR, the light entering the 
CCR is reflected back parallel to the source. CCRs are most common type of 
retroreflector in modulating retroreflectors (MRRs). Their size, weight, and wide 
acceptance angle make them attractive. Being single, non focusing elements, they reduces 
alignment concerns.  
2. Focusing retroreflectors: - Cat’s Eye Retroreflector (CERR) is a device where 
reflecting and refractive optical elements are arranged so that the focal surface of the 
refractive element coincides with the reflective surface, typically a transparent sphere and 
spherical mirror. CERRs come in many forms all containing a mirrored surface (not 
necessarily a plane) onto which light is focused. This enables CERR MRR to have large 
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optical apertures with small mirrored modulators. This benefit comes at a cost: the 
location of the focal point on the mirror depends on the angle of incidence. In order to 
cover a large field of view (FOV), the focal surface must be covered with an array of 
modulators. Maximum benefit is gained from CERRs if the modulator array can reach to 
the angle of the incoming light, switching off unilluminated pixels. This decreases both 
power consumption and self-heating, but requires more complex circuitry than for a CCR 
MRR.  
2.2 Modulation Schemes for Retroreflectors 
There are two basic techniques to modulate the retroreflectors. They are: 
1. A modulating shutter in front of a passive optical retroreflector, where the 
modulation is achieved by reducing the intensity of light entering and leaving the 
retroreflector.  
2. Modulating one of the reflective surfaces of the retroreflector itself, where the 
modulation is achieved by spoiling the orthogonality of the retroreflector, by tilting or 
modulating one of the faces of retroreflector.  
The most common form of shutter modulator is the multiple quantum well 
(MQW) device. MQWs are exceptionally fast, solid-state components, capable of 
switching at frequencies up to many hundreds of megahertz. However MQWs are very 
expensive as their construction requires precisely controlled deposition of up to a hundred 
layers of thin films. A limitation of this type of modulator is the relatively small contrast 
achieved by the shutter. Also as the range is increased, large apertures are required. 
MQW are RC time limited, so as the modulator size increases the data rate decreases. 
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Also the exact wavelength at which such devices operate is determined by the choice of 
materials used to fabricate the MQW devices. 
MEMS technology provides an attractive technique to modulate the mirrored 
face(s) of retroreflector. MEMS devices hold the promise of being inexpensive to 
produce, they can be made with optical quality surfaces, and they can be actuated with 
sufficient speed to achieve data rates of up to megahertz. Further, electrostatic actuation 
offers an inherently low power means to modulate a retroreflector. This dissertation 
focuses on the fabrication and testing of MEMS CCR style retroreflectors. 
In general, CCRs are defined by their height hre, front surface radius rre and 
resulting beam divergence reDivθ . The relations between these parameters are given by [22]: 
 rere hr 707.0= .                                                                             Equation 1  
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where λ is the transmitting wavelength and L is the distance form the CCR to the 
transmitter. 
The Gaussian beam curvature at the aperture output of CCR is given by 
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A transmitter is characterized by its aperture radius rtx, beam divergence oDivθ , and 
Gaussian beam curvature at the aperture output Ftx where 
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Tilting and realigning one or more mirrors, the CCR can intermittently reflect 
light away from the direction of the interrogating light source. Modulating the mirror(s) 
in synchrony with information, one can impart this information onto a probing laser beam 
using only the power required to modulate the MEMS mirrors. A schematic of a CCR 
used in a communication link is shown in Figure 3. An assembly of a receiver and a 
transmitter is shown where the receiver is the base station consisting of a laser source, 
and a detector to detect the modulated light. The transmitter consists of a CCR which is 
modulated by the data received from the data source (sensor). This sensor data is then 
transferred to the probing laser beam and is detected by the sensor in the base station. 
CCRs have therefore been proposed for use in FSO communication links. Modulated 
CCRs have previously been used for optical data link between unmanned airborne 
vehicle (UAV) [23], passive radar transponder [24], vehicle to vehicle communication 
[25], or for free space optical communication [26].  
 
Figure 3: Schematic of a CCR Used in a Communication Link [27]. 
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2.3 Free Space Optical Communication 
Traditional FSO communication required optically active transceivers 
(transmitters and detectors) at each end of the communication link, whereas an optical 
retro modulating communication link consists of a single transceiver at one end of the 
communication link, and a modulating retroreflectors (MRR) at the remote end of the 
link.  Retro communication is based on the principle that an interrogating laser is used to 
extract information from a retro modulation receiver where the laser light is modulated 
and retro reflected back to the transmitting unit. The advantages of using MRR for FSO 
includes reduced weight, size, hardware required and power requirements at the remote 
end of the communication link. It also provides less critical pointing requirement as 
retroreflectors provide large field of view. Also since no active emitter is used at the 
MRR end, the risk for detection of the unit is low. Figure 4 shows the schematic of an 
optical communication system using a retroreflector at the remote station.  A transmitter 
with an optical aperture of diameter 2rtx is transmitting light with wavelength λ. The light 
strikes the retroreflector which is placed at a distance of L from the source and the 
receiver. The retroreflector is of diameter 2rre. The light gets attenuated at the rate of αa 
dB/km by the atmosphere. The retroreflected light is collected by a detector (receiver) of 
diameter 2rrx.   
If a single attenuation factor representing atmospheric absorption and mean 
scattering is used, the major factors determining the reflected power captured by the 
receiver are [28]: 
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Figure 4: Simple Layout of a Retroreflective Communication System. 
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A CCR reflects maximum power when the light is incident at the body diagonal 
of the cube corner. The off-axis performance of the retroreflector can be analyzed by 
calculating the reduction in effective aperture area due to geometrical effects as the 
source moves away from the axis of the retroreflector. The total reflected power will 
reduce in direct proportion to the area reduction factor. Also the reduction in the effective 
linear dimensions of the aperture will increase the diffractive loss, once again in 
proportion to the area reduction factor of the aperture. For a retroreflector the variation in 
the reflected power )(θP with angle of incidence θ  is given by: 
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Figure 5 shows the graphical representation of Equation 6 for different refractive 
indexes of material filling the CCR. For a given incident angle the power loss decreases 
with increase in the refractive index of the material filling the CCR. This is due to the fact 
that acceptance angle of the CCR increases with increased refractive index.  
 
Figure 5: Relation Between Power Losses With Increase in Incident Angle at Various 
Refractive Indexes. 
2.4 MEMS CCR and Principle of Operation 
MEMS comprises of a range of technologies that enables the fabrication of 
miniature devices such as sensors and actuators. “Optical MEMS”, or “Opto-MEMS”, 
has recently been replaced by the term “MOEMS”, for Micro Opto Electro Mechanical 
Systems. MOEMS derive their functionality from the miniaturization of Optics, 
Electronics and Mechanics. They employ MEMS to sense, detect or manipulate data, to 
change light intensity or phase modulation by using refractions, reflection or diffraction 
principles.  
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In principle MEMS technology can allow low cost, compact CCRs to be 
integrated with sensors and CMOS circuits. Unfortunately, the fabrication tolerances are 
extremely tight, since imperfections and misalignments of the mirrors can rapidly result 
in low optical performance [29]. Early CCR devices [30, 31, 32] were fabricated as 
polysilicon optical MEMS, for example using the Multi-User MEMS Process (MUMPS), 
with mirrors folded out-of-plane on micromachined staple hinges [33]. However, stress-
induced curvature in the Au coated polysilicon has a radius of curvature ranging from 7-
9.8mm, and slope in the hinges seriously degraded optical performance, even with 
improved hinge designs [34]. In addition, assembly of these CCRs either involved 
manual operation of a microprobe [31], or a dedicated on-chip micro-actuator [35]. Both 
approaches were unsatisfactory; the former was extremely time-consuming, even when 
parts were linked together to speed assembly, while the latter can require a complex 
mechanism with a large chip area. Other devices [36] have used single-crystal silicon-on-
insulator wafers to produce very flat mirror surfaces, though manual assembly of the two 
passive mirrors was needed to create the three mirror surfaces. MEMS CCR have been 
demonstrated using full aperture tilting mirror [35], which limits the performance of the 
device by the slow resonant frequency of the big mirrors (1kbps). Diffractive MEMS 
devices with λ/4 deflection provide faster modulation (~1 Mhz) but require wavelength 
and angle matching, limiting the operating angle range even for low contrast [37]. 
Another method to fabricate CCR was demonstrated by Hong et al. [38] in which self-
assembled CCRs were fabricated using out-of-plane rotation of bonded Si parts powered 
by the surface tension of thick photoresist pads. The CCRs were tested for one-two 
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meters and the modulated using 52 Vp-p, at the resonant frequency of the torsion mirrors. 
Only very small distance communication was possible because of the gaps between the 
three mirrors. The Q value of the torsion mirrors was ~20, which resulted in relatively 
lengthy ring-down and limited the maximum data rate to around 200bps. In another 
design [39] it was shown that the CCR can be assembled by bonding three KOH etched 
surfaces. But the design suffered from alignment issues and manual assembly.  
Moreover, designs reported to date do not directly address the need for packaging 
windows for the devices and do not lend themselves to economical mass production. 
Processes which can create a package, and simultaneously assist in the fabrication of the 
needed optical surfaces, will be beneficial toward meeting the growing need for low cost 
packaging solutions.  
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3 
DEEP REACTIVE ION ETCHING (DRIE) 
 
3.1 Introduction 
Bulk micromachining is an important processing category in MEMS. Bulk 
micromachining can be classified into two different categories depending on the medium 
of etchant used: dry etching and wet etching. Dry etching uses plasma (high energy 
ionized radicals) or vapor phase etchants to etch bulk of material, typically Si, whereas 
wet etching uses liquid chemical solutions for etching.   
DRIE is one of the most important and popular techniques in the MEMS field to 
perform dry etching in the bulk of Si. Bosch process is usually used to etch structures in 
the bulk of Si wafer. The Bosch process can be briefly described as consisting of 
sequential etching and passivation steps using appropriate gas chemistry in each step (SF6 
for etching, C4F8 for passivation). The etch cycle, typically lasting 5-15 seconds, uses SF6 
to etch silicon. In the next cycle, a fluorocarbon polymer (made of a chain of CF2 
molecules similar to composition of Teflon), is plasma deposited using C4F8 as a source 
gas. In the following etch cycle the energetic ions (SFx+) remove the protective polymer 
from the bottom of the trench, using sputter etching, but the film remains relatively intact 
along the sidewalls. The repetitive alternation of etch and passivation steps results in a 
very directional etch, but it also results in the scalloped sidewalls as shown in Figure 6. 
High aspect ratios and fast etch rates are the major advantages of using DRIE. 
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Ideally the etch profile should look like as shown in Figure 7(a), with smooth and 
vertical sidewalls with flat bottom. However the real etch profile looks more like as 
shown in Figure 7(b). It shows exaggerations of the typical etch profile obtained in DRIE, 
the structures have tapered sidewalls and bowl shaped bottom [41]. The sidewalls are 
rough because of the scalloping effect, and the bottom of the etch pit is bowled shape due 
to the cyclic nature of the dry etch process. The angle θ is usually less than 90° and is 
approximately equal to; 
)/2(tan 1 bp WWh −= −θ ,                                                                                    Equation 7 
where Wp is the pattern width,  Wb is the mask width, and  h is the etch depth. 
                     
Figure 6: Profile of DRIE Trench Using Bosch Process [41].  
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(a)                                                     (b) 
Figure 7: DRIE Etch Profiles (a) Ideal, (b) Typical. 
3.2 Problems With DRIE 
There are two major problems with DRIE: one is micro-loading effect [40] or 
aspect ratio dependence etching (ARDE), and the other is RIE condition incompatibility 
[41]. The ARDE is the decrease of the etching speed along with the aspect ratio; the 
higher the aspect ratio, the slower the etching speed. This phenomenon is understood by 
the transport limitation of radicals and ions. The etch rate is diffusion limited and drops 
significantly for narrow trenches. The ARDE   causes a very long RIE lag between an 
etch time of large openings and that of narrow openings. The second problem, the RIE 
condition incompatibility, is that the best tool parameters for narrow openings are not 
necessarily suitable for large openings. Micro masking is another problem which occurs 
when the Teflon-like passivation material, which is supposed to be removed by ion 
bombardment at the successive etching, is not removed perfectly from the bottom and it 
causes a micromask protecting a small part at the bottom from etching. Extensive 
research has been done to characterize geometric effects on etch rates; large open areas 
and small trenches etch at different rates and produce different amounts of lateral etching 
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[42]. Scalloping is another potential issue which causes scattering loses when using the 
scalloped surfaces as mirrors.    
There problems are visible in Figure 8. Structures with different width (350μm 
and 200μm) were etched using the same process in a single run. While the wider features 
got etched ~300μm the narrower features were only etched to ~260μm. Etching was 
performed for 400 DRIE cycles (Appendix A). The sidewall angle was calculated to be 
79.69° and 80.72° for Figure 8(a) and Figure 8(b) respectively, using Equation 7. 
 
Figure 8: Examples of Micro-loading Effect and RIE Etch Condition Incompatibility. 
3.3 Techniques for Reducing Loading Effect in DRIE 
Maintaining vertical etch profile for through-wafer etches has been an important 
area of research in MEMS. It is difficult to maintain vertical etch profile during long 
DRIE runs as the etch profile depends highly on etching patterns and plasma conditions 
[43]. Efforts to realize extremely vertical sidewalls using various methods to overcome 
the micro-loading in DRIE continue to be an active area of investigation [44, 45, 46, 47, 
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48]. A model to etch vertical structures was demonstrated by Jansen et al. [44]. They used 
the black silicon (continuous monitoring of the etched surface was done until it turns 
black) method to determine optimum etches parameters. As continuous monitoring is 
required to determine the right process parameters, this method was not feasible for batch 
fabrication. Bertz et al. [45] used a fusion bonded masked Si wafer to etch vertical 
structures in a Si substrate. This masking wafer was first etched using wet anisotropic 
etching to define the masks for the device wafer. This anisotropic wet etching of masking 
wafer limited the structures that can be realized using DRIE in this method.  In the 
method used by Ikehara et al. [46], vertical structures were first defined by etching deep 
trenches around the structures. To maintain the verticality, uniform width trenches were 
used. The remaining areas were then removed by successive DRIE. Since spray coating 
photoresist was used to pattern the high topography structures, the vertical structures 
defined by first DRIE etch were found to be damaged around the sharp corners, because 
of the non uniform coating of the masking photoresist. Two long DRIE etches along with 
lithography on high topography structures was used to maintain the vertical profile during 
the long DRIE etches. Hsieh et al. [47] described the use of guarding walls where many 
uniform width stripes were defined in the peripheral of the main structures. DRIE was 
performed in three different steps and lithography was performed on high topographies.  
Finally the guarding walls were released using wet etching. Mita et al. introduced the 
concept of contour-lithography [48] using two different lithography steps and subsequent 
DRIE to negotiate the loading effect in DRIE while etching high aspect ratio features.  
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This was demonstrated to fabricate vertical structures in nano and micro domain in the 
same wafer.  
So far the methods developed have used multiple long DRIE steps and/or multiple 
lithography steps on high topography structures were performed. One way to reduce the 
micro-loading effect is to reduce the density of the open areas in DRIE. This can be done 
by using uniform narrow width channels all across the wafer. A new two step DRIE 
process was developed, where long DRIE was performed only once to etch thought the 
550μm thick Si wafer, along with one short initial DRIE. While simple lithography steps 
were employed, the unwanted Si blocks were released automatically without the use of 
any etchant and vertical structures were fabricated with an incorporated package lid.  
Uniform width trenches ensured that there was no DRIE lag between different structures. 
The process flow and the results obtained using this technique will be presented in 
Chapter 5. 
3.4 Techniques for Reducing Roughness on Etched Surface 
The scalloped sidewall which results from alternate etching and passivation cycles 
in DRIE is not suitable for optical applications, as the scalloped sidewall causes 
scattering losses. Various researchers have tried different methods to overcome or reduce 
the scalloping effect and other reasons for sidewall roughness. One of the methods to 
reduce the sidewall roughness is by improving the sidewall roughness of the masking 
layer [49]. The sidewall roughness of the etched surfaces was improved by reducing the 
roughness of the photoresist edges. The polymer chain density is higher at the edges 
which results in rough sidewalls. This roughness was reduced by hard baking the 
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photoresist followed by isotropic etching in O2 plasma. During hard bake, photoresist 
reflows and the edge roughness was reduced. By applying O2 plasma descum, the edge 
roughness is reduced due to the isotropic nature of the process.  
Similarly a trilayer photoresist method [50] was described which also reduced the 
roughness of the masking layer. A Cl2 based plasma generated by electron cyclotron 
resonance (ECR) was used to etch structures were used to etch ~40μm deep in Si. 
Oxidation and etch back was then used to further improve the sidewall roughness to 
~6nm.  The authors have presented 40μm deep features and the 6nm surface roughness 
was measured on a surface area of 4x4μm2.  
To reduce the scalloping effect, Volland et al. [51] have presented an improved 
gas chopping method where ion enhanced etching step was used instead of isotropic 
chemical etch steps, which etches the polymer from the bottom of the etch pit. This 
process reduces the etch selectivity to the masking layer and 40μm deep features with 
root mean square (rms) roughness of ~10nm was presented.  
In another method described by Juan et al [52, 53], boron diffusion and etch back 
in EDP was suggested as a way to improve the sidewall roughness of 50μm deep Si 
structures to 5nm.   
A few other techniques can be used [6, 54, 55, 56, 57, 58, 59] to polish the rough 
DRIE surface including oxidation and etch back, EPW (ethylenediamine, pyrocatechol 
and water), HNA (hydrofluoric acid, nitric acid and acetic acid) electropolishing, 
KOH:IPA (potassium hydroxide and isopropyl alcohol) etching, etc.  
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Though, all the above mentioned methods were effective for reducing the sidewall 
roughness, many of them require to change the DRIE recipe which might adversely affect 
the sidewall profile. Some of them are very hazardous solutions and others have the 
potential to damage the co-bonded Pyrex surface which is used in this work as the handle 
wafer and the package lid.   
Standard KOH solution in H2O has etch rates for different crystal planes in the 
order of (110)>(100)>(111). However with the addition of IPA in the solution the etch 
rates in the (110) plane is decreased by about 90% while only reducing it by 20% in (100) 
plane, hence the etch rate of different crystal planes in KOH:IPA solution is 
(100)>(110)>(111) [6, 57, 58, 59].   
Dry etching and wet etching have been used before to get vertical mirrors. Juan et 
al. [60] and Marxer et al. [57] have fabricated high aspect ratio vertical micromirrors 
40μm and 75μm deep with sidewall roughness of 30nm respectively. However, in many 
optical applications including the CCR presented hereunder, a larger vertical reflective 
area is needed for the light to interact with the mirrors, to increase optical signal. Also as 
the depth of dry etches increases, the roughness, etch rates and sidewall profiles are 
adversely affected. In this dissertation 550μm thick Si wafer was etched through the 
wafer and was wet etched later to polish the surface. The average roughness obtained was 
37nm.  The results will be presented in Chapter 6. 
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4 
WET ANISOTROPIC ETCHING 
 
Wet etchants in aqueous solution offer the advantage of low cost batch 
fabrication. Wet etching is defined as the removal of the exposed surface from the 
material using chemical reactions in a liquid solution. First the reactants are transported 
to the exposed surface and then a chemical reaction takes place, and the reaction products 
are transported away from the reaction site and replaced by the new reactants. The etch 
rate depends highly on the composition of the etchants, the temperature of the etch bath 
and the etched material. It is a versatile process which can be used to perform isotropic 
and anisotropic etching.  
4.1 Isotropic Etching 
Isotropic etchants by definition etch in all directions with a uniform rate. The 
resulting geometry in a silicon substrate has rounded corners. The most commonly used 
silicon etchants are mixtures of nitric acid (HNO3) and hydrofluoric acid (HF). Isotropic 
etchants can be diffusion limited and therefore process parameters including agitation can 
affect the results. Since precisely controlling agitation in a bulk process can be difficult, 
isotropic etching provides less lateral and vertical control than anisotropic etching. 
Isotropic etchants are available for oxide, nitride, aluminum, polysilicon, gold, silicon, 
etc. Isotropic etchants remove material horizontally under the etch mask (undercutting) at 
the same rate as they etch through the material.   
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4.2 Anisotropic Etching 
Isotropic etchants etch uniformly in all directions, resulting in rounded cross 
sectional features. In contrast, anisotropic etchants etch in one direction preferentially 
over others, resulting in trenches or cavities delineated by flat and well-defined surfaces; 
with the etch rate slower in one direction than others. Single crystal silicon wafers are 
manufactured using ingots of single crystal silicon. In this method upon solidification 
from liquid, the atoms position themselves in a repetitive 3-D pattern. The orientations of 
the planes for crystal structure are represented in a similar manner, and the 
crystallographic planes are specified by Miller indices. Each set of Miller indices 
corresponds to a different cross section of the crystal. Each cross section has different 
atomic layout pattern and atomic densities. The etch rate varies in different orientations 
as the layout pattern and the atomic densities are different in each direction. The surfaces 
of the slowest etch crystal planes get exposed after long etching periods and acts as etch 
stop. 
Anisotropic etchants are direction dependant etchants which attack the silicon 
wafer at different rates in different directions, and so there is more control of the shapes 
produced.  Anisotropic etching results in trenches or cavities as shown in Figure 9. 
Anisotropic etching produces 3-D shapes from 2-D mask features. The resulting 3-D 
profiles are made of various crystal planes. It has been used to realize a membrane based 
silicon pressure sensor, one of the earliest MEMS commercial products [61]. Wet 
anisotropic etching has also been used to fabricate the suspended cantilevers [62] and 
protruded tip of an atomic force microscope probes [63].  
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Figure 9: Cross Sectional Overview of Trenches Etched Using Different Kind of Etching 
Methods.  
The most popular anisotropic etchant is potassium hydroxide (KOH), since it is 
the safest to use. The chemistry of the reaction is shown here under [64]. Silicon atoms at 
the surface react with hydroxyl ions. The silicon is oxidized, and four electrons are 
injected from each silicon atom into the conduction band 
−+− +→+ eOHSiOHSi 4)(2 22 .  
Simultaneously, water is reduced, leading to the evolution of hydrogen, 
22 2444 HOHeOH +→+ −− . 
The complex silicon, +22)(OHSi , further reacts with hydroxyl ions to form a soluble 
silicon complex and water, 
2
2
22
2
2 2)(4)( HOHSiOOHOHSi +→+ +−+ . 
Thus, the overall reaction is 
−+− ++→++ eHOHSiOHOHSi 22)(22 2222  . 
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Seidel et al.  [64] presented a model which suggests that the etching rate of silicon 
depends on the product of hydroxide ions and free water concentration. Because the K+ 
and OH- ions, resulting from the dissociation of KOH, undergo hydration in the solution, 
they consume quite essential portion of water. At a higher level of KOH concentration, 
the free water content drops drastically, which in effect causes remarkable reduction in 
etching rate. A very interesting trend in studying the anisotropic etching processes is the 
application of different additions modifying the etching behavior and improving the 
smoothness of resulted surfaces both in KOH [65] and organic solutions [66]. Isopropyl 
alcohol (IPA) has been known for many years as a very effective admixture to KOH 
solutions influencing the smoothness of resulted silicon surfaces [67, 68]. The addition of 
IPA generally causes reduction of etching rate on (110) plane of several percent with 
respect to pure KOH aqueous solution.  IPA acts as an agent hindering hydration of K+ 
and OH- ions and liberating the water particles in the close vicinity of silicon surface. 
This results in more water particles that can take part in the etching process.  
V-grooves with an angle of 54.74° can be etched in (100) Si wafer using KOH or 
tetra methyl ammonium hydroxide (TMAH) as the etchant with Si3N4 or SiO2 as the 
masking layer. Precise alignment of the mask features to the crystallographic orientation 
is very important to get nice and smooth sidewalls with least undercutting. Slight 
misalignment can create striations and other defects in the etched sidewalls during 
anisotropic etching [69].  In the case of a (100) silicon wafer, the straight edges of the 
mask features has to be parallel or perpendicular to the (110) plane, which is usually 
identified as the primary wafer flat of (100) Si wafer.  The wafer flats are mechanical cuts 
  37
on the wafer and are typically misaligned to the crystal flat by an angle of 1°-2°, the 
range of which is usually specified by the wafer suppliers. A fan out structure can be used 
to perform an initial etching on the wafer to locate the crystal flat, by visually finding the 
feature with least undercutting [70].  Mostly (100) and (110) orientation silicon wafers 
are used because of their fast etch rates in the out of plane directions in anisotropic wet 
chemical etchants. Also, (110) oriented silicon is used since nice deep trenches with 
straight walls with respect to the wafer surface can be made. However, (111) oriented Si 
is rarely used since it etches slowly in anisotropic etching solutions.  
4.3 Etching Vertical Structures in (110) Si Wafer 
Smooth surfaces are frequently required in the optical devices as the reflective 
mirror. An anisotropically etched (111) surface can be used for that purpose, however the 
(111) surface at an angle of 54.7° to the (100) Si surface is not good at constructing the 
optical system. For optical applications 45° or 90° surfaces are frequently required. (110)  
silicon wafer can be used to construct these kinds of features. However a straight through 
four sided hole cannot be etched through a (110) oriented silicon wafer using a square 
mask opening. A six sided structure is obtained which has four {111} planes which are 
perpendicular to the (110) wafer surface and two {111} planes which make an angle of 
35.3° to the wafer surface. If this pattern is etched long enough, a self-stopping condition 
will be achieved as the two low angles {111} planes meet along a line. This limits the 
kind of structure that can be fabricated using (110) silicon wafer.   
Long narrow slits in (110) oriented silicon can be fabricated if the mask is 
accurately oriented to the (111) plane. However at the outside corners (convex corners), 
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many crystal planes exist and some etch faster than others, leading to corner 
undercutting. There are various methods described in literature which can be used to 
minimize corner undercutting [71, 72, 73], but sharp outside corners, on a (110) Si, 
cannot be achieved by any of the methods which are required in many applications like 
the vertical mirrors required for CCR. As described in [9], when etching a (110) silicon 
using a rectangular mask, the convex corners are etched to form two fast etched planes, 
which meet each other to form triangular etched structures at critical etch time (the two 
311 planes meet). Hence the actual beam length is significantly shorter than the designed 
length as shown in Figure 10, and a SEM image of one such structure is shown in Figure 
11. 
 
Figure 10: Etching Mechanism of Beam Structure in (110) Si [9]. 
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Figure 11: SEM Image Illustrating the Convex Corner Undercutting Problem in (110) Si.  
Figure 12 shows the simulation results (using CoventorWare Memulator 2006.5 
module) obtained when KOH etching was performed on a (110) Si wafer with the edges 
of the horizontal rectangle aligned to the (111) wafer flat. KOH etching was performed at 
80°C using 30% w/w KOH solution. 250μm thick (110) Si wafer was used for the 
simulation purpose. The mask with a cross structure (3500μm x 370μm) was used. Severe 
undercutting was noticed as shown in Figure 12. Since mirrors were required in the shape 
of a cross to act as the two orthogonal mirrors of the CCR, fabricating vertical mirrors 
using KOH etching on (110) Si was not a feasible option. To over come this issue two 
different sets of vertical mirrors which can fit into each other to form the cross structure 
were fabricated. This approach also suffers from the convex corner undercutting problem, 
especially the corners at the gap which will be there to facilitate the insertion of second 
set of mirrors. This is shown in Figure 13.  KOH etching was performed using the same 
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parameters as before. Severe undercutting and tapered corners were obtained as 
predicted. 
 
Figure 12: Simulation Results of KOH Etching on (110) Si Wafer, When a Mask in the 
Shape of Cross-Hair was Used. Severe Undercutting was Noticed. 
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Figure 13: KOH Etching Performed on Structures With Gap in the Center to Facilitate 
Bonding of Second Set of Mirrors to Assemble Cross-Shape Structures. The Top Figure 
Shows the Mask Used and the Bottom Figure Shows the Simulated Top View of the 
Structure After KOH Etching on (110) Si Wafer. 
 
To overcome this problem of undercutting dicing was used to create the gap 
between long vertical structures so that the second set of vertical mirrors can fit into it. 
This approach is discussed in detail in Section 12.4.1.  
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5 
FABRICATION OF VERTICAL MIRRORS 
 
5.1 Dry Etching 
As discussed before to etch vertical structures using DRIE the micro-loading 
effect needs to be reduced. One of the ways to do this is by reducing the density of the 
areas exposed to the plasma. This was done by using uniform narrow width channels all 
across the wafer. Uniform width trenches also ensured that there was no DRIE lag 
between different structures. 
The masks for fabricating the vertical mirrors were designed such that the vertical 
mirrors and the encapsulating package frame are defined simultaneously. To avoid the 
aforementioned loading effects in the DRIE, which limits etch uniformity and results in 
non-vertical structures, a two step DRIE process was devised with uniform etch trench 
width as illustrated in Figure 14.  
5.1.1 Process Flow 
The process consists of an initial deposition of a thin layer of 100nm LPCVD 
(low pressure chemical vapor deposition) nitride on a 4" double side polished (DSP) 
(100) Si wafer in a Tystar LPCVD furnace (mini Tytan 4600, at 840°C, 200mTorr) as 
shown in Figure 14(a) (Appendix A). This was followed by an indentation patterning on 
the front side of the wafer to define open areas of the package window as in Figure 14(b). 
The nitride film was etched using reactive ion etching (RIE) tool using CHF3 and O2 
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plasma (Appendix A), and is followed by very short silicon DRIE, using the photoresist 
as the mask. This creates a few microns (10-15μm) indentation into the surface of the 
wafer as illustrated in Figure 14(c). Next the resist was stripped off the wafer and then the 
indented side (front side of Si wafer) was anodically bonded in vacuum to a DSP Pyrex 
7740 glass wafer (EVG 501 bonder, 1 kV, 400°C, 10 minutes), creating a Pyrex-Si3N4 
bond everywhere except where the indentation exists, as shown in Figure 14(d). Higher 
voltage than what is typically required for Pyrex-Si bonding was used during anodic 
bonding to ensure anodic bonding via the thin Si3N4 layer. Next the backside of the Si 
wafer was coated with 1000Å thick Al layer through sputtering as shown in Figure 14(e). 
The Al acts as an etch mask for DRIE with high etch selectivity, while the underlying 
Si3N4 was used as wet etching mask in further processing. The Al and the Si3N4 layers 
were patterned using photolithography with a mask that defines a uniform narrow (50μm 
wide) trench opening around the fixed features. The Al layer was etched in Al etchant 
(Type A, Transene Inc.) at 50°C for 22 seconds and the nitride film was RIE etched as 
shown in Figure 14(f). The trenches were etched through the Si wafer using DRIE. Once 
the trench etch reaches the indentation areas, the large indented area of the Si detaches 
from bonded Si and falls onto the Pyrex surface as shown in Figure 14(g). These pieces 
are then removed just by inverting the wafer stack. The remaining parts still bonded to 
the glass wafer are the vertical mirrors with rough sidewalls and the package frame, as in 
Figure 14(h). 
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5.1.2 DRIE Results and Discussion 
Various kinds of features were etched on the same wafer with different fill 
factors. In all of them the same masking techniques, as described above, were used. 
Therefore, since DRIE was performed only on the uniform 50μm wide areas, excellent 
uniformity was noticed. The etch profile was inspected across the wafer by selecting nine 
chips from across the 4" wafer. Five chips were selected from the center row to determine 
the uniformity of etch across the wafer for identical structures and four chips were 
selected from the center column to determine the etch profile when a different density of 
Si was removed. The density of area removed using two step DRIE method varied from 
71% to 99% across the wafer, as per the designed masks, demonstrating the removal of 
large areas. The standard deviation of 0.15 was calculated for the sidewall profiles across 
the wafer.    
The DRIE was performed in a Unaxis SLR-7701-10R-B Bosch DRIE System, 
and the passivation cycle and the etch cycles parameters are shown in Table 1.  
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Figure 14: Cross Sectional View of the DRIE Etch Process to Fabricate Vertical Mirrors. 
(a) LPCVD Si3N4 Coated Si, (b) Lithography to Define the Eventual Window Area, (c)  
RIE of Si3N4 Followed by 10μm Deep DRIE of Si, (d) Photoresist Was Stripped Off and 
Anodic Bonding Was Performed on the Front Side, (e) Sputtering of Al on the Back Side 
of Si, (f) Lithography Was Performed to Define DRIE Channels and Al and Si3N4 Were 
Etched Using Photoresist as Masking Layer, (g) After Completion of DRIE the Free 
Standing Features Falls Off on Pyrex, (h) Highly Vertical Mirrors and Package Frame 
Were Left After Removing the Bulk Si. 
      
Table 1: Various Parameters Used For the Standard Bosch Cycles in This Work. 
 Passivation Cycle Etch A Etch B 
Pressure (mTorr) 22 23 23 
Cycle time (sec) 5 2 6 
C4F8 (cc) 70 0.5 0.5 
SF6 (cc) 0.5 50 100 
Ar (cc) 40 40 40 
RIE Power (RF1) (W) 1 9 9 
ICP Power (RF2) (W) 825 825 825 
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As mentioned before, etch profile during DRIE dependents on several variables 
such as coil and electrode power, the duration of the etching and passivation cycles, and 
chamber pressure. Relative etch time and passivation time can change the tapering of the 
sidewalls. If the etching cycle is long with respect to the passivation cycle, a negatively 
tapered profile will be formed as etching continues long after the protective film has been 
etched. Similarly if the etch cycle is too short as compared to the passivation cycle, a 
positively tapered profile is formed as the protective film is not removed completely by 
the subsequent etch cycles (as was shown in Figure 7(b)). Thus, the settings that promote 
the deposition of thicker passivation films, i.e., higher pressure or longer passivation 
cycle have a significant impact on sidewall profile in DRIE. Figure 15 shows the 
scanning electron microscope (SEM) image of the 50μm wide channel etched ~300 μm 
deep in Si with vertical sidewalls. 23mTorr pressure was used during the passivation 
cycle to produce the desired near-vertical profile (slightly more than 90°). Due to the 
increased pressure, excessive polymer gets deposited during the passivation cycle which 
was not being removed during the successive etch cycle. This results in the formation of 
micro-grass as can be seen in Figure 15. This micro-grass was removed during the 
KOH:IPA polishing step. 
The pressure and time were changed in the passivation cycle to monitor their 
effect on the sidewall profile using the above described two step DRIE method. The 
passivation cycle duration was increased by 1 second in DRIE process or the C4F8 gas 
pressure was changed from 22mtorr to 23mtorr and the changes in sidewall angles were 
noted. The sidewall angles obtained from all of these samples were ±0.2° of 90° 
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indicating that the described process maintains its vertical profile even with slight 
variations in the DRIE process parameters. The sidewall angle variations on these 
samples are summarized in Table 2. The averaged variation across the wafers was 0.3°, 
with a ±1.5% measurement uncertainty. (100) Si wafers and (110) Si wafers were etched 
using the above described two step DRIE process without any significant variation in 
sidewall angles.  
Due to slight variation in etch rates across the wafer in the DRIE tool, an over 
etch of ~50 cycles in the second DRIE step was performed to make sure that all the chips 
across the wafer were through etched and the unwanted blocks of Si falls off as shown in 
Figure 14(h). The sidewall profile was measured using the SEM images and the data is 
shown in Table 2. Samples were picked from across the wafer and the sidewall angle 
variation was 0.3° across the wafer with average angle of 89.8°. This variation can be 
attributed to the over etching or tool non-uniformity. Average sidewall roughness after 
DRIE was measured to be ~250nm using an optical profilometer. This sidewall 
roughness was improved by various post-processing to ~40nm and the average sidewall 
angle was improved to 90.08° as described in the next chapters. 
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Figure 15: Cross Sectional SEM Image of the Uniform Width Narrow Channels Etched 
in Si Using Modified DRIE Process (23mTorr Pressure). 
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Table 2: Comparison of Sidewall Angles Across the Wafer With Different DRIE Recipes. 
Sample 
Sidewall angle (6 
sec. passivation, 
22mtorr in DRIE) 
Sidewall angle (5 
sec. passivation, 
22mtorr in DRIE) 
Sidewall angle (5 
sec. passivation, 
23mtorr in DRIE) 
Left 89.62° 90.04° 89.72° 
Left Center 90.03° 90.17° 89.80° 
Center 90.01° 90.10° 89.91° 
Right Center 89.84° 90.15° 90.05° 
Right 89.67° 90.08° 89.80° 
Top 89.45° 90.15° 90.05° 
Top Center 89.85° 90.20° 89.82° 
Center 90.01° 90.10° 89.91° 
Bottom Center 90.10° 90.09° 89.85° 
Bottom 89.90° 90.65° 89.90° 
Average 89.85° 90.17° 89.86° 
 
Figure 16 shows the SEM image of the vertical structures, in the shape of the 
cross, etched in 550μm thick silicon. The glass lid and the package frame area are also 
shown. 
Figure 17 shows the SEM images of vertical structures of different shapes and 
chips with various densities of area removed by DRIE. 
5.2 Reducing Sidewall Roughness: Masking Layer Optimization 
The average sidewall roughness measured on the dry etched surface varied from 
200nm to 250nm. A Wyko NT3300 optical profilometer was used to measure the surface 
roughness. Atomic Force Microscopy (AFM) was not a feasible option for the roughness 
measurement on these surfaces because of the package frame area which prevented the 
AFM tip to touch the surface under inspection. Figure 18 shows the optical scan of one 
such surface. The roughness was mainly due to etch and passivation cycles of the DRIE 
as described earlier.  The other factor which affects the sidewall roughness is the 
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photoresist edge roughness. The photoresist with rough edges (which is due to the nature 
of photoresist development process) was used to pattern the DRIE masking layer (Al) 
hence transferring the roughness to the Al layer. When this Al mask was used to perform 
the DRIE the roughness gets transferred to the bulk of silicon and it increases the 
sidewall roughness. Hence characterization of the photoresist was required to minimize 
the sidewall roughness after DRIE. 
 
Figure 16: Shows the SEM Images of Cross-Hair Structures, Which Were Etched in Si 
Using the Described Two Step DRIE Process.  
The sidewall roughness coming from the photoresist edge roughness is inherent to 
photoresists and is due to the higher entangling of the polymer chain around the edges. 
These entangled polymer chains have higher density than surrounding polymer chains 
which results in lower development rate [74]. The photoresist edge roughness can be 
reduced by hard baking the photoresist and O2 plasma descum. During hard bake, 
photoresist reflows and the edge roughness is reduced. The optimum temperature for hard 
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baking is different for different photoresist. By applying O2 descum, the edge roughness 
is reduced due to the isotropic nature of the process.    
 
Figure 17: SEM Images of Various Vertical Structures Etched on the Same Wafer Along 
With the Cross-Hair Shown in Figure 7.  
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Figure 18: Optical Profilometer Scan of the Vertical Mirrors After DRIE, Ra = 
217.62nm. 
Shipley 1813 positive photoresist was used to pattern the Al and nitride layers for 
DRIE trenches. The adhesion promoter HMDS (hexamethyldisilazane) was spun on top 
of Al which was followed by spinning of 1813 photoresist at 3000rpm for 40 seconds. 
The photoresist was soft baked on a hot plate at 90°C for 60 seconds. The resist was 
exposed for 2.5 seconds with the DRIE trench mask using EVG 620 double sided mask 
aligner. The resist was developed in the MF319 developer for 40 seconds. and hard baked 
at 120°C for 4 minutes.  This helps to reflow of photoresist which reduces the sidewall 
roughness. Next the photoresist was descum in O2 plasma using a Tepla plasma asher 
(200sccm of O2, at 260W for 7 minutes). Due to the isotropic nature of the process it 
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helps in further reduction of the sidewall roughness. Almost 50% improvement was 
noticed in the DRIE etched sidewall roughness.  Figure 19 shows the optical profilometer 
scan of the vertical mirror. The lithography was performed using the above described 
processes and DRIE was performed as discussed earlier. The average roughness was 
measured to be around 122nm. 
 
Figure 19: Optical Profilometer Scan of the Vertical Mirrors After DRIE With Improved 
Lithography Steps, Ra = 122.62nm. 
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6 
IMPROVING SURFACE QUALITY AND ORTHOGONALITY 
 
The average sidewall angle of the etched structures, measured from the SEM 
images, using the methods described in Chapter 5 was 89.8°. Since DRIE was performed 
using uniform width etch channels, very uniform etch features of different shapes and 
sizes were obtained across the wafer. For optical applications and other applications 
which require vertical structures, the 0.2° variation in sidewall angle might be detrimental 
to the performance of the device, see Appendix B.  
Test chips were diced, so that the etched sidewall is visible when the chip is 
placed on its edge, to allow the measurement of the roughness of the etched surfaces. The 
average sidewall roughness obtained on the vertical structure etched using DRIE was 
measured to be 122nm using an optical profilometer, as discussed in the previous chapter.   
It has been shown that as long as the root mean square (rms) roughness of the 
mirror stays below 5% of the wavelength of the incident light, the reflected light flux is 
proportional to the incident power spectral density [57]. For a gently sloped surface, the 
amount of scattered light may be calculated from the rms surface roughness σ using the 
relationship: 
e
tot
Scat
P
P
2cos4
1 ⎟⎠
⎞⎜⎝
⎛−−= λ
θπσ
,                                                                             Equation 8                          
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where Pscat is the scattered light flux and Ptot is the total reflected light flux, λ is the 
wavelength of the incident light beam and θ is the angle of incidence. Figure 20 shows 
the change in scattering loss Vs. RMS roughness at various incident angles for a He-Ne 
laser (λ=632.8nm). 
 
Figure 20: Scattering Loss Vs. RMS Roughness at Various Incident Angles for He-Ne 
Laser. 
The average roughness on the DRIE sidewalls, with modified lithography steps, 
was measured to be ~122nm. For visible optical applications the 122nm rms roughness is 
unacceptable, as 98% of the incident light (at an angle of 45°) would be lost in scattering 
at each mirror surface. Since the etched surface has the roughness of approximately 
122nm even after the improved lithography steps, there was a need to improve the 
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surface roughness for optical applications. A novel process was developed where along 
with the improvement in surface quality, slight improvement in sidewall angle was also 
achieved. This was achieved by using two step masking process, instead of using a single 
mask as described before, and by using KOH:IPA anisotropic polishing.   
 
Figure 21: KOH:IPA Polishing Was Used to Improve the Sidewall Roughness and Angle. 
Figure 21 shows the cross section schematic of the DRIE structures before and 
after KOH:IPA polishing. Two lithography steps were performed to define two different 
masking layers for wet polishing and dry etching. The nitride mask, which was used as 
the masking layer for wet polishing, was defined narrower than the Al mask, which was 
used as the DRIE mask.  Thus with the slight undercutting (0.2°) which occurs during 
DRIE we get a slightly tapered sidewall as shown in Figure 21(a). The Si3N4 layer was 
protected while doing anodic bonding, as shown in Figure 21. This was done to prevent 
damage and etch pit formation at the Si-Pyrex interface, which was noticed during 
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KOH:IPA polishing tests. Thus the LPCVD Si3N4, which was sandwiched between Si 
and Pyrex, acts as the masking layer for the bonded interface and is of the same 
dimension as the wet etch Si3N4 masking layer. Thus when the KOH:IPA polishing was 
performed the etching slows at the (110) planes when using KOH:IPA solution, and 
forms the vertical mirrors.  Figure 22 shows the modified process flow to fabricate 
vertical structures.  
 
Figure 22: Cross Sectional View of the DRIE Etch Process to Fabricate Vertical Mirrors. 
(a) LPCVD Si3N4  Coated Si, (b) RIE of Si3N4 Followed by 10μm Deep DRIE of Si, (c) 
Photoresist Was Stripped Off and Anodic Bonding Was Performed on the Front Side, (d) 
Si3N4 Was Patterned to Define the Wet Polishing Mask, (e) Sputtering of Al on the Back 
Side of Si, (f) Lithography Was Performed to Define DRIE Channels With Al as DRIE 
Masking Layer, Which Overlaps the Underlying Si3N4,, (g) After Completion of DRIE the 
Unbonded Structures are Freed From the Bonded Structures, (h) Highly Vertical Mirrors 
and Package Frame Were Left After Removing the Bulk Si. 
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The process consists of an initial deposition of a thin layer of 100nm LPCVD 
silicon nitride on a 4" double side polished (DSP) (100) Si wafer (840°C, 200mTorr) in a 
Tystar LPCVD furnace (mini Tytan 4600) as shown in Figure 22(a). A fan out structure 
was again used to determine the crystal flat as discussed in previous chapter. This was 
followed by an indentation patterning on the front side of the wafer to define eventual 
open areas of the package window, with the mask rectangles aligned to the wafer flat 
<110> direction. The nitride film was etched using RIE using a CHF3 and O2 plasma, 
followed by a very short silicon DRIE, using photoresist as the mask as shown in Figure 
22(b). This creates a few microns indentation into the surface of the wafer. Next the resist 
was stripped off the wafer and then this indented side (front side of Si wafer) was 
anodically bonded in vacuum to a DSP Pyrex 7740 glass wafer (EVG 501 bonder, 1kV, 
400°C, 10 minutes), creating a bond everywhere except where the indentation exists, as 
shown in Figure 22(c). The nitride layer was sandwiched between the Pyrex and Si. It 
prevents the formation of etch pit holes in Si, which was noticed during the wet etching 
tests. The bonding strength was tested using shear tester and it passed the maximum tool 
load of 2Kg. The Si3N4 on the backside of the Si wafer was then patterned with the 
KOH:IPA mask (the masks designs are shown in Figure 23) as shown in Figure 22(d). 
Standard lithography was used to pattern the Si3N4 and RIE was performed to etch the 
Si3N4. The stack of the wafer was then coated with 1000Å thick Al layer through 
sputtering as shown in Figure 22(e). The Al acts as a hard mask for DRIE with high 
selectivity, while the underlying Si3N4 was used as wet etching mask in further 
processing. The Al was then patterned with a DRIE mask which overlaps the KOH:IPA 
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mask by 10μm. Modified lithography steps, as described in the previous chapter, were 
used to reduce the sidewall roughness on the Al. This defines the narrow uniform width 
(50μm wide) channels around all fixed features. The Al layer was etched in an Al etchant 
(Type A, Transene Inc.) at 50°C for 22 seconds and is as shown in Figure 22(f). Thus, 
different masking layers were created for DRIE and subsequent KOH:IPA polishing. 
These narrow uniform width channels were etched through the Si wafer using DRIE. 
Once the uniform width channel etch reaches the indentation areas, the large indented 
area of the Si detaches from the bonded Si and falls onto the Pyrex surface as shown in 
Figure 22(g). After etching these pieces were removed just by inverting the wafer stack. 
The remaining parts still bonded to the glass wafer are the vertical mirrors and the 
package frame, as in Figure 22(h). Al was stripped off using Al etchant and wet 
anisotropic polishing was performed to improve the surface quality as discussed in later.  
6.1 Improving the Orthogonality of the Mirrors 
Figure 23 shows the layout of the masks which were used to fabricate vertical 
mirrors for four CCRs in a cross shape, and the package frame with package lid. The 
indentation mask (Figure 23(a)) was patterned using a negative photoresist so that the 
dark area which is shown in the mask gets etched in the first DRIE step for 10-15μm. The 
KOH:IPA mask, shown in Figure 23(b) was then used to pattern the Si3N4 layer on the 
back side of the wafer. Al was then sputtered on the back side and DRIE mask (Figure 
23(c)) was used to pattern this Al which will act as DRIE masking layer. The indentation 
mask lies between the 50μm wide DRIE mask features so that the misalignment which 
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might occur in front and back side alignment does not affect the DRIE process which will 
release the unwanted areas from the wafer.  
      
 
           (a)                              (b)                            (c)  
 
(d)  
Figure 23: Mask Layout Used to Fabricate Vertical Mirrors in the Shape of a Cross-
Hair. (a) The Indentation Mask Where Only the Masked Area Was Shallow Etched in 
DRIE, (b) The KOH:IPA Etch Mask. This Mask Was Used to Pattern Si3N4 Before Using 
DRIE Mask to Make Different Masking Layers For KOH:IPA Polishing and DRIE, (c) 
DRIE Mask With Only Narrow Uniform Width Channels of 50μm. It Defines the Narrow 
Channels Where Through-Wafer DRIE Was Performed. This Mask Overlaps the 
KOH:IPA Polish Mask by 10μm, (d) Shows All the Three Masks Overlaying Each Other. 
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The DRIE mask overlaps the KOH:IPA mask by 10μm, which is more than the 
alignment tolerance of the mask aligner, and to account for the tool non-uniformity 
during long etches. The Si3N4 layer will be used as the KOH:IPA etch mask, which was 
performed to improve the smoothness and verticality of DRIE etched surfaces. DRIE 
over etching for approximately 50 cycles was done to make sure that all the unwanted Si 
blocks fall off on the Pyrex. No effect of this over etch was noticed on the roughness or 
verticality of the structures. Figure 23(d) shows how the different masks overlap each 
other. Various kinds of features were etched on the same wafer with different fill factors. 
In all of them the same masking techniques, as described above, were used. Therefore, 
since DRIE was performed only on the uniform 50μm wide areas, excellent uniformity 
was noticed.  
6.2 Improving the Surface Quality by Wet Polishing 
The DRIE process leaves scallops on the morphology of the etched structures 
because of the process sequence of etch and passivation cycles as shown in Figure 7(b). 
To use these etched surfaces as mirrors the roughness has to be reduced. Standard KOH 
solution in H2O has etch rates for different crystal planes in the order of 
(110)>(100)>(111). However with the addition of IPA in the solution the etch rates in the 
(110) plane is decreased by about 90% while only reducing it by 20% in (100) plane, 
hence the etch rate of different crystal planes in KOH:IPA solution is (100)>(110)>(111).  
Since after DRIE the vertical structures are very near the {110} planes, the isotropic 
etching using KOH:IPA solution was stopped at {110} planes hence resulting in smooth 
surface. 
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DRIE and wet anisotropic etching techniques were used to fabricate highly 
vertical structures with mirror like finish. DRIE was performed to first etch 550μm deep 
structures in Si while maintaining uniform etch profile, and then wet anisotropic etching 
to reduce the roughness of the sidewalls. Two different masking layers were used as 
shown in Figure 23, for wet anisotropic polishing and dry etching. With this mask design 
it was also possible to improve the verticality of the etched structures and reduce the 
roughness, along with an in-situ developed package window using the two masking 
layers etch process.  
The average roughness on the DRIE sidewalls in the test samples was measured 
to be approximately 250nm. This was reduced to approximately 122nm by using the 
improved lithography steps as were described in previous chapter. Also Teflon like 
polymer (polymerized CF2) layer of about 50nm gets deposited on all the exposed 
surfaces including the etched mirrors which prohibits any kind of post DRIE chemical 
etching on this surface. This polymer was plasma cleaned in a Tepla plasma etcher at RF 
power of 400W and 400 sccm of O2 flow for 1 hour.  This decreases the roughness of the 
etched surface from 122nm to 90nm, as shown in Figure 24. At 90nm roughness the 
scattering loss is still expected to by around 80% at 45° incidence angle of light. This 
scattering loss increases when light is reflected off two orthogonal mirrors as in the cross- 
hair design of our vertical mirrors. To decrease this scattering loss the roughness of the 
vertical mirrors was further reduced using anisotropic etching in KOH:IPA solution with 
nitride as the masking layer.  
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KOH:IPA::3M:2M solution was used at 50°C, to anisotropically etch the vertical 
mirrors. Using this there was visibly no damage to the co-bonded Pyrex window. 
Experiments were conducted with various etch times and temperatures and the best 
results were found when etched for 1 hour at 500C. Etch rates increases with higher 
temperatures and results in comparatively rougher surface than at lower temperatures. 
Figure 25 shows the optical profilometer scans of the vertical mirrors.  
At this roughness level the theoretical scattering loss from these mirrors was 
approximately 24% when used with a 632.8nm laser, at an incident angle of 45°, and the 
measured loss was found to be around ~28%. This scattering loss was further reduced to 
17% with an IR (infrared) laser of 780nm IR diode laser again at an incident angle of 45°.  
The reflectivity of these Si vertical mirrors was improved by coating them with thin film 
of Au as discussed in next chapter. 
The improvement in the average sidewall angles of the vertical structures is 
shown in Figure 26. The average sidewall angle was measured to be 90.08° with a 
standard deviation of 0.113. This improvement in verticality comes under the expense of 
the kind of vertical structures which can be etched using the two step DRIE method, and 
KOH:IPA polishing, as the vertical surfaces have to be near the (110) planes to expose 
the (110) planes after polishing.  Figure 26 shows the variation in sidewall angles across 
the wafer. Again very uniform sidewall angles were noticed. 
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Figure 24: Optical Profilometer Scan of the Vertical Surface After O2 Plasma Etching, 
Which Removes the Polymer From the Sidewall Surface. 
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Figure 25: Optical Profilometer Scan of the Vertical Mirror After O2 Plasma and 
Isotropic Etching in KOH:IPA Solution For One Hour, Ra = 38.97nm. 
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Figure 26: Sidewall Angles After Two Step DRIE and One Hour KOH:IPA Polishing. 
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7 
METALLIZATION OF VERTICAL MIRRORS WITH TRANSPARENT 
PACKAGE WINDOW 
 
Highly reflective mirrors are required for many optical applications. The vertical 
mirrors fabricated by processes described in previous chapters have Si surface as the 
mirror surface. In order to increase the optical reflectivity of the Si vertical mirrors they 
needed to be coated with metal. However, the glass lid, as shown in Figure 16 needs to be 
transparent so that the probing beam can optically interact with the packaged devices. 
Metal was required on top of the package frame to allow thermo-compression bonding to 
surface micromachined chip, or to act as the adhesion layer for indium (In) where 
hermetic sealing is required.  To achieve this task, a self-masked photolithography step 
followed by sputtering and liftoff was developed. The idea of self-masking lithography 
for selective lithography and liftoff process is shown in Figure 27  and the process is 
shown in Figure 28 and described below.  
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 (a) 
 
                                                                   (b) 
Figure 27: Process For the Self-Masking Liftoff Process. (a) Lithography Using Negative 
PR on the Chip With Flood Exposure From the Back Side, (b) Metallization and Liftoff 
Leaving Metallized Vertical Mirrors and Transparent Optical Window. 
  68
 
Figure 28: Cross Sectional View of the Self-Masking Liftoff Process. (a) Vertical Mirrors 
and Package Frame Etched in Si, (b) Negative Photoresist Was Spun on the Features and 
Was Exposed from the Pyrex Side, (c) The Exposed Photoresist Gets Entangled and 
Remains After Developing, (d) Gold Was Sputtered on the Mirrors and Photoresist Was 
Liftoff in Acetone, (e) Metallization and Liftoff Leaving Metallized Vertical Mirrors and 
Transparent Optical Window. 
7.1 Liftoff Using Self-Masking Technique 
Futurrex negative photoresist NR9 1000PY was spun into the cavity created by 
prior etches (back side of Si), at 3000rpm, and soft baked at 150°C for 60 seconds. The 
resist was flood exposed from the Pyrex side (front side of Si) of the bonded structure in 
EVG 620 mask aligner as shown in Figure 27(a). The photoresist in the windowed area 
was thus exposed, while the brief exposure and vertical geometry prohibits the exposure 
of resist on the sidewalls and package frame surfaces. The resist was hard baked on a hot 
plate at 100°C for 60 seconds and developed in Futurrex RD6 developer. The resist 
remains only on the exposed window after developing. Ti/Au layers were then sputtered 
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onto the chip. Liftoff in acetone was performed to remove the resist and metal from the 
window region.  This leaves the sidewalls and top surface metallized for high optical 
reflectivity, and Au-Au bonding to active parts respectively. Figure 28 illustrates the 
process flow to metallize the vertical mirrors and liftoff the gold from the package 
window [14]. A thin coating of 500nm has been shown to be sufficient for Au-Au 
thermo-compression bonding [75], but in our experiments 1μm thick Au coating with 
100nm Cr layer was used since it was noticed that the thermo-compression bonding of 
small features (50µm) was stronger with thicker Au layer, as was also described in [76]. 
Figure 29 shows the optical image of the vertical mirrors with metal coverage on 
the mirrors using conventional lithography (Futurrex NR9 PY1000, 3000rpm, 198mJ/cm2 
exposure dose and 10 seconds developing) and liftoff. As shown in Figure 29, Au was 
lifted off from a large portion of the mirror. It was concluded that with normal exposure 
and developing time the photoresist on the sidewalls was not fully removed during 
development due to the topography of the structure. This results in the removal of the 
metal from the window and some portion of the sidewalls after liftoff, resulting in the 
uncoated mirror surfaces as shown in Figure 29.  
Hence due to the topography of the structure and to obtain uniform metal coating 
on the sidewalls with transparent package window a non conventional lithography was 
developed. The spin speeds, exposure dose and developing time were changed on two 
different negative photoresists (Futurrex NR9 1000PY & NR9 1500PY) to obtain the best 
metal coverage on the vertical mirrors and package frame with a transparent glass lid 
after liftoff. With thinner photoresist (PY1000), faster spin speed gave better coverage 
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while slower spin speed gave better coverage with thicker photoresist (PY1500). The 
exposure dose was changed to just expose the photoresist on the glass window from the 
backside without exposing the photoresist on the vertical mirrors which were self-masked 
with the vertical Si structures. Too much or too little dosage results in undesirable metal 
coverage on the vertical mirrors or glass lid. Longer than normal developing time was 
used to ensure that all the photoresist from the vertical mirrors was removed leaving 
photoresist just on the glass window. 
 
Figure 29: Metal Coverage on the Vertical Mirrors After Sputtering and Liftoff Using 
Standard Lithography. 
7.2 Improving the Metal Coverage 
Due to the diffraction of the UV (ultraviolet) light the photoresist on the sidewalls 
gets exposed with increase in the exposure dose. This also resulted in liftoff of the metal 
covering the vertical mirror resulting in a profile similar to Figure 29.   Thus it was 
important to control the exposure dose to minimize the diffraction of light. 
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To further improve the metal coverage care was taken to get rid of any air bubble 
while dispensing photoresist on the samples. An air bubble was formed due to the surface 
tension of the photoresist which prevents coating of the photoresist at the intersection of 
the cross-hair. As a result the metal gets sputtered directly on the Pyrex and could not be 
liftoff as shown in Figure 30. To overcome this problem micro-pipettes were used instead 
of conventional dropper which forced the photoresist at the intersection area. 2.0μl 
photoresist was dispensed at each quadrant of the cross-hair. This resulted in better 
photoresist coverage and minimal air bubble formation at the cross-hair as shown in 
Figure 31. It should be noted that a spray coating system, if available, could be used for 
coating the high aspect ratio structures which can circumvent the need for using micro-
pipettes.  Thus the metal coated vertical mirrors, with transparent package window were 
fabricated. These vertical mirrors can then be bonded to other MEMS chips to assemble 
various devices. Here these mirrors will be bonded to a MEMS torsion mirrors chip to 
assemble CCRs. The package frame area of the package lid is bonded to a corresponding 
area of the MEMS chip as discussed in Chapter 7.   
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Figure 30: Metal Coverage on the Vertical Mirrors With Transparent Package Lid Using 
NR9-1000PY  Photoresist, Spin Speed – 3000 rpm, Exposure Dose – 360mJ/cm2, 
Developing Time – 3 minutes. Photoresist Was Dispensed Using Conventional Dropper. 
 
Figure 31: Metal Coverage on the Vertical Mirrors With Transparent Package Lid Using 
NR9-1000PY Photoresist, Spin Speed – 3000 rpm, Exposure Dose – 360mJ/cm2, 
Developing Time – 3 minutes. Photoresist Was Dispensed Using Micro-pipettes. 
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8 
SURFACE MICROMACHINING: MEMS TORSION MIRRORS 
 
MEMS fabrication can be classified into two different kinds: bulk 
micromachining and surface micromachining. In various fabrication schemes it is 
desirable to perform both surface and bulk micromachining, like the fabrication of CCR. 
Usually these two different schemes are performed on two different wafers/dies and the 
final dies are mated together to assemble the final device. In this work bulk 
micromachining was performed to fabricate the vertical mirrors and the packaging lid as 
discussed earlier. Surface micromachining was then performed to fabricate torsion 
mirrors or other electrostatic actuators on separate wafers. Finally the two structures were 
bonded together at die level to assemble the final device. Though the processes described 
here can be used to perform wafer level packaging, chip level packaging was performed 
in this work.   
8.1 Surface Micromachining 
The basic difference between bulk micromachining and surface micromachining 
is that bulk micromachining is mainly subtractive in nature, where the bulk of the 
substrate is etched, whereas surface micromachining is mainly additive in nature where 
various layers are deposited on top of each other followed by selective removal during 
the processing. Usually structural layers are made of polysilicon, with sacrificial material 
such as silicon dioxide sandwiched between layers of polysilicon. Both materials are 
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commonly deposited using low pressure chemical vapor deposition (LPCVD). The 
advantage of using surface micromachining is that freestanding and moveable devices 
can be readily fabricated by stacking multiple layers of materials and removing the 
sacrificial layer. The processes are also highly compatible with IC processes. The surface 
micromachined devices suffer from the thin film stresses.  The film stresses can result in 
delamination, cracking and/or formation of voids in the final device or surface curvature. 
Nearly all the deposited films have residual stresses, due to mismatch in the thermal 
expansion coefficient, non uniform plastic deformation, lattice mismatch and/or growth 
processes.   
To reduce the surface curvature which was caused by the stresses in the films, low 
stress Si3N4 was used as the structural layer and was sandwiched between thin layers of 
Au to minimize the stress and to reduce the surface curvature. The process was named 
NitrideMEMS (NMEMS) and is discussed below. 
8.2 Nitride MEMS 
NitrideMEMS is a single structural layer, four mask level surface micromachining 
process. Several unique steps enable its application in optical MEMS devices, and allow 
packaging of sensors and actuators. The initial metal layers consist of sputtered Ti/Au, 
this layer defines the bond pad area and the electrode areas. The sacrificial material is a 
high temperature resistant, co-developable polyimide, PIRL III [77]. The structural 
material is a sandwich of Au/Ti, low stress Si3N4, and Ti/Au. The polyimide sacrificial 
layer is removed after processing using oxygen plasma to circumvent the stiction 
problem, which is usually an issue with wet release [78]. Active torsion mirrors were 
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fabricated using Si3N4 as the structural layer sandwiched between Ti/Au metal films to 
allow electrostatic actuation of parts, and provide high reflectivity [79, 80]. This active 
parts die also contains an open area, which is slightly wider than the width of the vertical 
mirror surface area, and an corresponding area for the Au coated package frame area. A 
solid model rendering of the layers comprising a torsion mirror is shown in Figure 32. 
The fabrication process is detailed below.  
 
Figure 32: Mask Layers as Applied to Thin Films for NitrideMEMS Process. Dark Area 
is Silicon Nitride-Passivated Si Wafer. Bottom Metal0 Defines First Ti/Au, Anchor Opens 
Holes into PIRL III Sacrificial Material, HoleMetal1 Removes Second Au/Ti Structural 
Metal Layer. Struct. Patterns the Top Ti/Au, Structural Silicon Nitride, and Au/Ti 
Structural Layers. 
8.3 Fabrication 
A 500μm, SSP (single side polished) silicon wafer was used as the active device 
substrate. 3μm thick plasma enhanced chemical vapor deposition (PECVD) SiO2 film 
was deposited on top of Si wafer to prevent leakage current through the Si wafer. 600nm 
thick low pressure chemical vapor deposition (LPCVD) Si3N4 layer was then deposited 
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using SiH2Cl2 and NH3 at 850°C to passivate the forthcoming layers from the substrate. 
A 30nm/300nm titanium/gold layer was next sputtered onto the surface using a multi-
target sputtering system. The metal was patterned using a Metal0 light field mask using 
positive resist (Shipley S1813, 1.6μm thickness, Microposit MF-319 developer), and post 
baked at 130°C for 90 seconds. The gold was etched in Transene Gold Etch TFA for 
approximately 120 seconds or until the exposed gold was removed. The exposed Ti layer 
was etched using Transene Ti Etch TFTN etchant until removed. This is shown in Figure 
33 (a). This metal layer forms the bottom electrodes.  
  
Figure 33: Solid Model of the NMEMS Fabrication Steps for Torsion Mirrors. (a) 
Deposition of Passivation Dielectric Followed by Bottom Electrode Metal Deposition 
and Patterning, (b) Deposition of the Sacrificial Layer and Patterning of Anchor Holes, 
(c) Deposition of Ti/Au and Isolation Pattern, (d) Low Stress Si3N4 Was Deposited 
Followed by Ti/Au. The Layers Were Patterned Using Structure Mask, (e) Sacrificial 
Layer Was Removed Using O2 Plasma.  
The substrate was next primed by spin coating using Brewer APX-K1, and the 
sacrificial material, PIRL III, was subsequently spin coated to a nominal 3.5μm 
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thickness, pre baked at 120°C for 90 seconds, and post baked on a 250°C vacuum 
hotplate for 15 minutes or in a vacuum oven at 300°C for 1 hour. A layer of S1813 was 
then spin coated onto the PIRL III, and exposed using the Anchor mask. The resist was 
developed for normal process times, and then over-etched to co-develop the underlying 
PIRL III layer, until the underlying metal or nitride was fully exposed. The resist was 
then removed using solvents and brief oxygen plasma descum. The resulting anchor 
profile was tapered. The resulting tapered profile enables good conformality of 
subsequent deposited layers. This is shown in Figure 33(b).  
A 300nm/30nm Au/Ti layer was sputtered onto the surface. It adheres well to the 
underlying metal or creates a weak bond with nitride; both can be used to our advantage. 
This layer was patterned using the HoleMetal1 darkfield mask, (S1813, 1.6μm nominal 
thickness, 130°C post bake) and wet etched using the aforementioned metal etchants, as 
shown in Figure 33(c). This subtractive patterning allows electrical isolation of portions 
of this bottom metal portion of the structural element, which was useful for routing, 
packaging, and electrical switching applications. 
Next, a 2.0μm low stress Si3N4 structural dielectric layer was deposited by 
PECVD at 250°C (Appendix A). A top metal layer (Ti/Au- 10/90nm) was then sputtered 
onto the unpatterned nitride surface. The Struct mask was patterned (Shipley S1827, 
3.3μm nominal thickness, MF-319 developer), and the resist was hard baked. This serves 
as the mask for the entire Au/Ti/SixNy/Ti/Au structural material stack. Wet etching of the 
Ti/Au layer was performed, followed by CF4-based nitride reactive ion etching, and wet 
etching the underlying Au/Ti. This is shown in Figure 33(d). 
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Typically, the wafers are protected with photoresist and diced at this stage, prior 
to individual die release, though wafer-level release was possible. For release, either of 
two methods may be used. PIRL III can be removed, even after high temperature 
processing (to 350°C). To release the parts, etching in TMAH-based developer (MF319) 
is suitable. Etch rates are approximately 5μm/minute at room temperature. Release holes 
designed into the Struct mask can speed release, though the remaining materials do not 
appear visibly affected by releases as long as 24 hours. Long structures typically need a 
CO2 critical point dry step after rinsing in water/isopropanol to avoid sticking of parts due 
to surface tension. Stiffer mechanical structures may not require this step. After wet 
release, a thin scum of residual polymer has been noted; this can be removed with a short 
(~2 minutes) oxygen plasma etch. Stiction is sometime an issue with wet release process. 
To prevent stiction, dry release was performed in an isotropic oxygen plasma 
etcher (Tepla M4L). Though longer release times are required and thermal-induced 
surface roughness has been noted at high RF power. The roughness is seen only in areas 
not anchored to the substrate. It is hypothesized that the free-standing structures become 
hotter than the substrate during the release, causing some re-crystallization of the gold. 
The process was optimized to decrease the release time and roughness, which increases 
optical reflectivity. The release parameters are listed in Appendix A. The released torsion 
mirrors is shown in Figure 33(e). Figure 34 shows the SEM image of the NMEMS die 
with various features noted on the Figure 32. 100 x 100μm mirrors were fabricated in an 
array of 5x5 or 8x10 in each of 4 quadrants. The space in between the different quads was 
metallized so that the vertical mirrors can be bonded to the NMEMS chip. The Au coated 
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package frame area is also designed and fabricated in the same step. The package lid 
(vertical mirrors and package frame) can be bonded to the active torsion mirror die by 
thermo-compression bonding (Au-Au or In-Au) using a flip-chip bonder to assemble the 
package CCR, which will be discussed in the packaging section.  
    Mirrors with different resonant frequencies were fabricated ranging from 20 
KHz to 50 KHz, with modulating voltage ranging from 6-20VP-P for suitable scan angle. 
The mirror curvature was measured using Veeco optical profilometer. The optical scan is 
shown in Figure 35. The mirror curvature was measured to be anywhere between 20-
80mm at different spots of the chips with RMS roughness of ~5nm, as shown in Figure 
36. 
 
Figure 34: Optical Image of the Active MEMS Device Chip With Torsion Mirrors Shown 
in the Inset. 
Torsion Mirrors 
Au Coated Package Frame Area
Opening for Vertical Mirrors 
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Figure 35: Optical Profilometer Scan of a Single Torsion Mirror to Measure the Mirror 
Curvature After Release. 
 
Figure 36: 2-D Analysis of NMEMS Torsion Mirrors Using Veeco Optical Profilometer. 
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8.4 Modeling and Simulation Using Finite Element Analysis (FEA) 
A complete finite element analysis (FEA) model was created using ANSYS 
Multiphysics 10.0 software to simulate the torsion mirror for further performance 
improvement and design optimization. The model was based on a reduced order 
modeling approach, ROM144, developed by ANSYS, Inc. First, the micromirror 
structure was meshed using structural element, SOLID45, as shown as green areas in 
Figure 37(a); second, the air region including fringe field areas, were meshed using 
electrostatic element, SOLID122, as shown as purple in Figure 37(a). Then coupled field 
simulations were done between electrostatic and structural domains to calculate mirror 
deflections under certain driving voltage, as shown in Figure 37(b) for a mirror 
movement for a 9V driving signal. 
            
 
Figure 37:  Finite Element Analysis (FEA) of Torsion Mirror. (a) Coupled Field Model 
of Structural and Electrostatic Domains, (b) Mirror Deflection Under 9V Driving 
Voltage.       
In the reduced order modeling, several master nodes were defined at the key 
points for the micromirror, such as the ends and the center of the mirror plate and the 
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torsion bars. Then the modal behaviors were simulated under certain test loads applied 
onto the mirror plates, such as pressures and accelerations. These modal behaviors were 
then extracted into a circuit model. Then the following simulations can be performed 
using this equivalent circuit model without going back to use full finite element model. 
This allows significant savings in simulation times, such that many properties, for 
example, mirror deflections under swept driving voltages or pressure, pull-in voltage, 
resonant frequencies, can be calculated within reasonable time frame. The model also 
allows pre-stress harmonic analysis to evaluate resonant frequency change due to the 
applied voltage for spring softening effects, as well as nonlinear transient analysis. It is 
also generated using ANSYS parametric design language (APDL), so that each 
dimension of the mirror structure can be changed parametrically and new performance 
can be simulated easily. This is especially useful and efficient for large amount of design 
optimizations once the reduced order model analysis is combined. 
Various parameters were changed to determine optimum design of the torsion 
mirrors. The pull-in voltage, resonant frequencies and dominant modes of operations 
were calculated using ANSYS. The spring thickness and the spring width were varied to 
see the effect on MEMS structures. Also it was noted that with the change in spring 
thickness and spring length the dominant modes in which the mirrors modulate changes 
from mode 1 and mode 2 to mode 1 and mode 3, 4.   Figure 38 and Figure 39 show the 
changes in pull-in voltage and resonant frequency when parameters of the spring were 
changed. In this instance, spring is defined as the beam running between the two anchors 
and center width is the width of the part joining the mirrors and the spring. Figure 40 
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shows the harmonic transfer function amplitude for 50V polarization voltage. The peak 
shifts left and right with changes in spring parameters.  
 
Figure 38: Changes in Pull-In Voltage and Resonant Frequency of the Torsion Mirrors 
With Changes in Spring Thickness. 
 
Figure 39: Changes in Pull-In Voltage and Resonant Frequency of the Torsion Mirrors 
With Changes in Center Width. 
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Figure 40: Frequency Response of the Mirrors for 50V Polarization Voltage. 
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9 
PACKAGING AND ASSEMBLY 
 
MEMS packaging techniques are borrowed from IC industry, but the functionality 
of MEMS devices differ a lot from the IC devices. MEMS packaging presents various 
challenges which were never faced by the IC packaging industry due to the diversity of 
MEMS devices and the requirement that many of MEMS devices are in continuous 
and/or intimate contact with their environment. Even though application specific 
packaging is not an efficient method of sealing MEMS based products, a new and 
specialized package is designed nearly for each new MEMS device. Consequently, most 
manufacturers find that packaging is the single most expensive and time-consuming task 
in a MEMS product development program, and is also often the first to influence the 
system response.  
Device protection is an important element in MEMS packaging because debris 
and moisture can adversely affect its functionality. Various MOEMS devices also require 
an optically transparent window to obtain optical access to the parts while providing 
protection from the environment. These MEMS devices use active mechanical and/or 
optical elements such as optical switches, tiltable mirrors, and various optical sensors. 
The active structures in these devices must be free to move and an optical access is 
required for MEMS devices that have mirrors and optical elements. Optical access to 
non-optically active MEMS devices may also be required for inspection, observation, and 
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performance characterization of moving elements. The coefficient of thermal expansion 
(CTE) of the package materials should be equal to or slightly greater than the CTE of 
silicon for reliability. Hence to package the MEMS sensors, a transparent window and 
electrical connections to the outside world need to be integrated into the design. 
Processes which can create a package and simultaneously assist in the fabrication of the 
needed optical surfaces will be beneficial toward meeting the growing need for low cost 
packaging solutions. Past works have presented various methods and approaches to 
package an optical device with integrated window for optical access [81, 82]; however 
these techniques requires extra complex processes to package 3-D optical structures.  
In many devices hermetic sealing is required, allowing only a negligible amount 
of gas to be exchanged between the passages in the MEMS body and the atmosphere 
during the life of the MEMS, in order to prevent the device from becoming contaminated. 
Moisture can be readily absorbed by some materials (for example Al) used in MEMS 
device fabrication. This can cause failure of MEMS devices due to stiction, swelling, 
stress, and possibly delamination at various stages. To minimize these failure 
mechanisms, MEMS packages needs to be hermetically sealed. Also low temperature 
packaging is desired as high temperature can cause thermal stress/mismatch problems. 
Developing a low temperature packaging scheme, which can be used to hermetically 
package various devices at die and/or wafer level, will be beneficial for the development 
of the MEMS industry; such a packaging scheme is discussed in this chapter. 
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9.1 MEMS Packaging Techniques: Prior Art 
MOEMS package should be designed such that it can provide mechanical support, 
protection from the environment, optical access to the packaged devices, electrical 
interconnects and thermal management.  MEMS packaging can be largely divided into 
two different categories, integrated encapsulation and wafer/chip bonding. 
9.1.1 Integrated Encapsulation 
Extra process steps are required for integrated encapsulation, which requires the 
deposition, patterning and etching of encapsulating film. After the fabrication of MEMS 
device, and before their release another thick layer of sacrificial layer is deposited and 
patterned. After that a package cap layer is deposited and patterned to form a package 
shell enclosing the MEMS devices. Release holes are patterned on these shells, which are 
later sealed after the devices and the package has been released.  
Typical examples are an epitaxial silicon cap to seal microstructures [83] and a 
silicon nitride shell to seal mechanical resonator for wireless communication applications 
[84].  Integrated encapsulation process is developed while the device wafer is under 
processing and hence this process is processing dependent.  
9.1.2 Wafer Bonding 
Wafer bonding technique uses a secondary wafer to encapsulate the device wafer 
after the device wafer was fabricated. Various bonding methods like anodic bonding, 
fusion bonding and intermediate layer bonding (eutectic, glass frit, Au-Au) can be used to 
encapsulate microstructures by using a second substrate of silicon, glass or other 
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materials [85, 86, 87, 88, 89, 90, 91]. Surface preparation, high temperatures, and/or 
electric potential are the drawbacks of wafer bonding process. Localized heating can be 
used to alleviate some of the drawbacks which occur due to the high temperature 
requirements of bonding process. Figure 41 shows the bonding technique tree.  
 
Figure 41: Flow Chart Showing Various Bonding Techniques Which Can Be Used for 
MEMS Packaging. 
 9.1.2.1 Bonding Without Intermediate Layers 
This bonding technique doesn't require any intermediate layer for bonding two 
substrates. Usually surface pre treatment is performed to make the surfaces agitated. For 
reliable and repeatable bonding, the bonding surfaces need to be of highest quality, free 
of defects and contaminations. This technique can be divided into two: 
9.1.2.1.1 Anodic Bonding 
Si and glass wafers are usually bonded together using anodic bonding. High DC 
voltage is used to generate large electrostatic forces to pull the wafers together. It is a 
relatively simple and safe process, which is widely used in microsystems technology. By 
using anodic bonding, high bond strengths and hermetic sealing can be achieved. Other 
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advantage of anodic bonding is that the bond temperature range from 300-500°C, which 
provides good process temperature compatibility. 
For anodic bonding, one of the two surfaces to be bonded must be made of 
sodium-containing glass which has its thermal expansion coefficient adjusted to match 
that of silicon, for examples Corning Pyrex # 7740.  The wafers to be bonded are stacked 
together and are heated to a temperature of 300-500°C. At this temperature the sodium 
ions of the glass become mobile. By applying a negative potential (200V-1000V) to the 
Pyrex the sodium ions drift away from the bonding interface, creating a sodium (Na+) 
depleted zone, leaving oxygen ions (O2-) near the bond interface. As a result of the strong 
electrostatic field, the wafers are pressed together at the atomic level, and by field 
assisted oxygen diffusion and anodic oxidation, oxygen bonds are formed between glass 
and silicon (Equation 9). The bonding setup and formation of bonds are shown in Figure 
42. 
−− +=+ eSiOOSi 42 22 .                                                                                  Equation 9 
 
                                  (a)                                                                     (b) 
Figure 42: (a) Anodic Bonding Setup, (b) Formation of Oxygen Bonds. 
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 Anodic bonding is a very safe and reproducible process, producing strong, 
hermetic bonding [92]. For successful bonding usually double sided wafers are used, with 
precautions taken to keep the surfaces clean and particle free. Single crystal and 
polycrystalline silicon, thermal oxides, CVD oxides, metals and silicon nitride (CVD) 
layers deposited on silicon wafers can be bonded using this technique [93]:  
9.1.2.1.2 Fusion Bonding 
Unlike anodic bonding, which is field assisted, fusion bonding relies on chemical 
forces. Clean surfaces are brought together under pressure and high temperatures for 
fusion bonding [94].  Hydration process is used to introduce oxygen-hydrogen (O-H) 
bonds to the interface. This can be done by soaking the wafers in HNO3 or H2O2-H2SO4. 
After the surface pretreatment the wafers are stacked together under pressure and 
are then annealed together at about 1000°C to create strong Si-O-Si bonds as a 
dehydration process as shown in Equation 10. 
( ) SiOSiOHSiOHOHSi −−+→−+− 2)( .                                                      Equation 10 
9.1.2.2 Intermediate Layer Bonding 
This is a process where two substrates are bought together. Either one or both of 
them are coated with an intermediate layer. This intermediate layer is sandwiched 
between the two substrates.   The stack is then subjected to pressure, to bring the two 
surfaces closer and is usually heated to a certain temperature. Upon cool down the 
substrates gets bonded to each other. There are various types of intermediate layers which 
can be used to bond two substrates.  
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9.1.2.2.1 Eutectic Bonding  
Eutectic bonding is achieved by the diffusion of atoms of eutectic alloys into the 
atomic structures of the wafers to be bonded together. Eutectic bonding uses silicon metal 
alloy or other alloys, such as Si-Ag, Si-Au, Si-Al etc. to form solid bonding of the wafers. 
Gold silicon eutectic formation occurs at 363°C for 19% silicon as shown in the phase 
diagram in Figure 43 [95]. Eutectic bonding is performed by placing the Si wafer on top 
of the wafer with gold on it. Applying the contact force and increasing the temperature 
above the Au-Si eutectic temperature of 363°C results in the diffusion of Si into Au, and 
formation of eutectic compound, at the interface and eutectic bonding at cool-down. It is 
interesting to note that below the eutectic temperature, gold diffuses into the silicon rather 
than the silicon into the gold and gives rise to silicide formation (SiAu3) [95]. The setup 
for the eutectic bonding is shown in Figure 44.  
 
Figure 43: Binary Phase Diagram of Au-Si Alloy. 
  92
 
Figure 44: Setup for the Wafer to Wafer Eutectic Bonding. 
9.1.2.2.2 Adhesive Bonding  
This method uses an adhesive as an intermediate bonding layer. Several different 
polymers have been used as intermediate material for adhesive bonding, which includes 
wax, polyimide, epoxies, photoresists, etc. Adhesive bonding offers some advantages 
over other bonding as various kinds of substrates can be bonded together, without any 
surface pretreatment. It is a low cost method and low temperature bonding is possible. 
Also substrates with various CTE can be bonded together as elastic polymers can reduce 
the stress between the bonded substrates. This kind of bonding technique does not result 
in hermetic sealing because of the out gassing of the adhesive layers. Also the long term 
reliability of these kinds of bonds is questionable.  
9.1.2.2.3 Glass Frit Bonding  
This method uses a low melting point glass to bond two surfaces together. This 
glass in the form of paste consists of glass powder, organic binders and solvents. This is a 
thermo-compression bonding where the stack of wafer is subjected to heat (~450°C) 
under pressure. Prior to bonding a multistep thermal conditioning is necessary to 
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transform the glass frit paste into a real glass. Hermetic sealing is achieved by using glass 
frit bonding; however it exhibits strength reduction over a period of time due to stress 
corrosion.  
9.2 Assembly of CCR 
 9.2.1 Au-Au Thermo-Compression Bonding 
This is the technique where temperature and pressure is applied simultaneously to 
bond two surfaces coated with Au. Thermo-compression bonding can be achieved by 
various metals but gold is preferred because of its high resistance to oxidation and low 
modulus. Gold to gold thermo-compression bonding is an affective technique to achieve 
low wafer or chip level bonding without the use of electric field. The technique is also 
less dependent on surface cleanliness when compared to fusion and anodic bonding.  A 
thin coating of 500nm has been shown to be sufficient for Au-Au thermo-compression 
bonding [96], but in our experiments 1μm thick Au coating with 100nm Cr layer was 
used since it was noticed that the thermo-compression bonding of small features was 
stronger with thicker Au layer as was also described in [97]. Au-Au bonding can be 
reliably achieved at 300°C-350°C at various bond pressures.   
 9.2.2 CCR Assembly Using Au-Au Bonding 
Au-Au thermo-compression bonding was used to assemble the CCR. The 
metallized vertical mirrors were bonded to the active MEMS die using Au-Au thermo-
compression bonding, using a flip-chip tool (FineTech Pico5). The bonding was carried 
out at 320°C for 2 minutes with a 40MPa pressure. The bonded CCR with transparent 
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package window for optical access is shown in Figure 45, looking through the package 
window. The glass lid protects the underlying optical structures from dust and other 
contaminants. However, at electrical routing isolation areas topography is formed due to 
non-planar feature of the package frame area on the active MEMS die, the vertical 
structures does not completely seal the device to protect it from moisture and liquid 
ingress. Coating the whole assembly with a thin layer of parylene using Labcoater 1 PDS 
2010 parylene deposition unit formed a better seal. Specialty Coating System’s MEMS 
compatible A-174 silane solution in 100% IPA was used as the adhesion promoter. 
Coated devices were dipped in IPA for more than 2 hours without any leakage.  The 
devices were tested before and after Parylene deposition without any noticeable 
difference, however the devices failed the helium leak tests (hermetic tests). 
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Figure 45: Optical Image, Taken Through the Pyrex Package Lid, Consisting of Nitride 
MEMS Active Torsion Mirrors and Passive Vertical Mirrors. 
9.3 Hermetic Sealing Techniques 
The MEMS packaging processes must fulfill various stringent requirements. It 
should not damage the parts which are to be packaged. Low temperature bonding is 
required to protect the fragile MEMS parts, the bonding process should be compatible 
with other MEMS processes, and preferably it should use the pre-existing IC packaging 
tools. Hermetic sealing is required in many MEMS devices. The packaging not only 
protects the devices from physical damage during normal handling but it also minimizes 
the exposure of the packaged devices to the surrounding like gas, moisture etc. There are 
various techniques which can be used to achieve hermetic sealing. For example anodic 
bonding and fusion bonding both can result in hermetic sealing but the disadvantages of 
using them they are high temperature bonding, they require clean surfaces to achieve 
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good bonding results and surface planarization is required to achieve hermetic seal in 
case of surfaces with topography. The major disadvantage is that they require high 
bonding temperatures which can damage the devices or can cause the thermal stress 
issues. Micro shells [98] can be used for hermetic sealing as discussed before and the 
schematic for such packaging scheme is shown in Figure 46. MEMS devices were 
fabricated using standard surface micromachining processes. Before the structures are 
released, a thick sacrificial layer is deposited covering the structures. Micro shell material 
of desired thickness is then deposited on top of the second sacrificial layer. Micro shell 
layer is then patterned to open etch holes. Finally the devices were released to etch away 
the sacrificial materials. The etch holes were then covered by another thin film deposition 
step. Hermetic packaging can be achieved by this method; however the thickness of the 
micro shells is limited by the thin film deposition step. There is a big concern if the thin 
micro shells can survive the high pressure plastic molding during the final packaging 
process. 
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Figure 46: MEMS Packaging Scheme Using an Integrated Encapsulating Micro Shell. 
9.3.1 Low Temperature Hermetic Sealing Methods 
To overcome the drawbacks which occurs while using global heating or micro 
shells for packaging, localized heating was developed. This can be achieved by various 
methods like laser welding, micro heaters or nanofoils.  
9.3.1.1 Laser Welding  
Laser welding can be used to locally heat the bonding material which upon 
cooling solidifies and bond two surfaces. Figure 47 shows the setup of the laser welding 
process which can be used for MEMS packaging. Pulsed laser beam was aimed at the 
bonding area, while the area which is not to be bonded is protected by a mask [99, 100]. 
The drawbacks of using laser welding methods are that the laser power density has a 
Gaussian distribution, which results in a circular bonding area. In case of the fine bond 
areas this might cause bonding issues. Also large laser energy can damage the wafers and 
special laser tools are required to obtain pulsed laser outputs aimed at specific location.  
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Figure 47: Experimental Setup of Glass-Silicon Bonding Using Indium as Intermediate 
Layer. Laser is Used to Locally Heat the In.  
9.3.1.2 Micro Heaters  
Localized heating using micro heaters is another method which overcomes the 
problems which arise from the global heating methods described before [101]. Resistive 
micro heaters are used to provide localized heating. Current is passed through these 
heaters to generate heat. To control the bonding it is necessary to characterize the heat 
transfer properties of the microheater material. Various kinds of bonds such as eutectic 
bonds, fusion bonds, solder bonds can be created using the localized heating method. 
Heating is achieved by using resistive sources such as electrical wiring. In many cases, 
the electrical wiring is not preferred.  
9.3.1.3 Nanostructure Foils  
These [102] can be used as a local heat source to create hermetic packages at 
room temperatures. This is a solder based hermetic seal method. But unlike solder reflow 
method which requires the use of flux and high temperature heating, nano foils provides 
flux free soldering process. The multilayer nanofoils consist of thousands of alternating 
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nanoscale layers comprised of elements with large negative heats of mixing, such as Al 
and Ni. The foil is sandwiched between free standing sheets of solder and the assembly 
positioned between the package housing and lid. A reaction is initiated within the foil 
with a small thermal or electrical pulse. Heat generated by the reaction melts the solder 
on either side of the foil and consequently bonds are substrates. Figure 48 shows the 
schematic view of packaging MEMS devices using nanofoils.  
 
Figure 48: Schematic View of Packaging Using Nanofoils for Localized Heating. 
Again this method is highly dependent on the heat transfer characteristics of the 
nanofoils.  Table 3 shows a comparison on various bonding techniques.  
 
 
 
 
 
  100
Table 3: Comparison of Various Bonding Techniques. 
Bonding 
Technique 
Surface 
Quality 
Sensitivity
Bonding 
Temperature 
(°C) 
Hermetic 
Sealing 
Need of 
Planarization Reliability
Anodic High 300-500 Yes Yes Good 
Fusion High 800-1000 Yes Yes Good 
Eutectic Medium 300-500 Yes No Good 
Intermediate 
Layer Low Variable Variable No Variable 
Encapsulating 
Micro Shell Low NA Yes No Good 
Micro Heaters Low Variable Yes No Good 
Nanofoils Low Variable Yes No Good 
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10 
HERMETIC PACKAGING WITH LATERAL FEED-THROUGHS  
 
In various applications device needs to be hermetically sealed to improve the 
functionality and life time of the device. Optical MEMS packages often are required to 
provide both optical and electrical access, hermeticity, mechanical strength, dimensional 
stability and long term reliability.  
Low temperature, zero level, hermetic packaging for MEMS/MOEMS devices 
using indium/gold as intermediate layers, to assemble and package the CCR is presented 
here. Indium is a low melting point metal (157°C) and is soft enough to allow conformal 
thermo-compression bonding. Due to its softness it also absorbs any stress which might 
arise due to the mismatch of the CTE of the bonding materials.  
Corning Pyrex 7740 glass wafer was used to form the protection caps because it 
can be anodically bonded to silicon wafers and also since it is mechanically robust, 
chemically stable, and transparent to white light. In addition, the 7740 glass has a similar 
coefficient of thermal expansion (CTE) to silicon wafer so that it has better thermal 
stability in the bonding interface.  
Hermetic seal can be obtained using various methods as discussed before. But 
most of them are high temperature methods which are not suitable for sensitive MEMS 
devices. The localized heating methods provide an alternative but they either require 
  102
special tools or are highly dependent of the heat transfer characteristics of the micro 
heaters/nanofoils.  
The packaging scheme described here uses a Pyrex wafer as a handle wafer and as 
the optically transparent package lid. The co-bonded Si wafer was patterned, etched and 
metallized using the DRIE process described before to fabricate vertical mirrors and 
package frame. After polishing, metallization and liftoff was performed on the vertical 
mirrors to get metallized mirrors and transparent package lid. The nitride MEMS chip 
with torsion mirrors have all the metal routing to make the connections to the outer 
world. Au-Au thermo-compression bonding was unsuccessfully tried to form a hermetic 
seal. The on chip metal feed-throughs results in topography on the chip which prevents 
the sealing of the final device. Indium metal with low melting point was then used to 
make the bond between the vertical mirrors and the NMEMS chip, forming a hermetic 
seal.  
10.1 Low Temperature Hermetic Bonding Using In-Au 
Au-Au thermo-compression bonding was successfully performed to assemble the 
CCR as discussed before. However, due to the lateral interconnects on the device chip in 
the CCR an indentation was formed between the isolated metal traces. Because of this 
indentation, when the package lid was bonded to the active device chip using Au-Au 
bonding, gaps were found near the indented areas. This prevents the devices to be 
hermetically sealed. Figure 49 shows a SEM image of a test chip with the dimension of 
package lid chip bonded to the NMEMS device chip. The electrical routings which are 
isolated to each other are also shown in the SEM image.  
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Figure 49: SEM Image of a Test Sample Bonded to the NMEMS Device Chip. 
  
Figure 50: Optical Image of the Bond Interface. 
Figure 50 shows the zoomed in view of the bond interface showing the top 
package lid frame being bonded to the bond frame area on the NMEMS device chip. The 
voids which are formed due to the indented bond frame area on the NMEMS chip can be 
Leak Site 
Electrical Routing Pads 
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clearly seen. This is caused because of the isolated lateral electrical routing to modulate 
the torsion mirrors. Planarization is not possible on this chip because of the fragile 
MEMS structures. Hence Au-In solder bonding was used to cover these voids and get a 
hermetically sealed package.  
Low temperature hermetic seal package with lateral feed-throughs for electrical 
routing is presented here using In-Au alloy as the bonding material. The bonding was 
done at 160°C-200°C and it produces high temperature bonds (454°C) [103]. When In is 
heated to 157°C it melts and dissolves Au layers to form a mixture of liquid and solids. 
The solid-liquid interdiffusion process continues until Au-In bond is formed upon 
solidification.  
Packaging using indium at ≥ 200°C has been shown before [103]. We present a 
totally packaged MOEMS device at 160°C. All the processes used are standard IC 
processes and no special handling process or tool is required. 
Low temperature, zero level, hermetic packaging for MEMS/MOEMS devices 
using indium/gold as intermediate layers was successfully performed to assemble and 
package the CCR in a single bond step. Surface micromachined torsion mirrors with 
lateral electrical feed-throughs constitute one surface of the CCR. They were bonded to 
metallized package lid, with integrated vertical mirrors, to assemble and package the 
CCR at 160°C. The integrated optical window facilitates the inspection and optical 
probing. Packaged devices passed the Mil standard for helium leak detection and showed 
leak rates of less than 5x10-8 atm cc/s air.  This technique is independent of the substrate 
material. Wafer level packaging can be performed using this technique though we present 
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flip-chip results obtained on a 5.8mm x 5.8mm die, and the package volume was 7.8x10-3 
CC.  
10.2 Principle of In-Au Bonding 
Figure 51 shows the phase diagram for In-Au alloy [103]. A phase diagram is a 
temperature composition map which indicates the phases present at a given temperature 
and composition. The phase diagrams are determined experimentally by recording 
cooling rates over a range of compositions. These diagrams are used to understand and 
predict the alloy microstructure obtained at a given composition.  
Bulk solid-state diffusion between gold and indium was studied at room 
temperature [104] to just below the In melting point. AuIn2 is the first compound to form, 
and if enough gold is present, AuIn forms next. Room temperature interdiffusion in thin 
film couples found AuIn2 forming very fast, almost immediately upon evaporation of Au 
on the In film. If Au and In films have the stoichiometry to form AuIn2, the compound 
will from completely and remain stable. For films with higher gold concentrations, AuIn2 
will change within 5 days at room temperature to AuIn, whereas still higher gold film 
thickness will eventually result in γ and β phases. If the temperature is raised above the 
melting point of In, 157°C AuIn2 will form within seconds since liquid diffusion is 
several orders of magnitude higher than solid-liquid diffusion.  
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Figure 51: In-Au Phase Diagram. 
The recommended ratio of thickness for the interdiffusion material and the lower 
and upper diffusion material is 2:1.  
10.3 Bonding Procedure and Results 
The lower and upper diffusion material is Au and the interdiffusion material is In. 
200Å Ti and 1μm Au was sputtered on the package lid and liftoff was performed as 
discussed earlier. The NMEMS chip was patterned with Shipley 1813 photoresist to open 
up the package frame area using standard lithography. 1μm thick In was e-beam 
evaporated on top of the NMEMS chip, and was followed by the evaporation of 2000Å 
Au. Indium and gold evaporation is done sequentially under high vacuum to minimize the 
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oxidation of indium. InAu2 forms almost immediately upon deposition because of the 
high diffusion rate. Thus deposition of thin layer of gold was necessary to prevent the 
formation of indium oxide. Only thin layer of Au was necessary to prevent the oxidation 
of In [103]. Liftoff was then performed to remove the metal from everywhere except 
from the package frame area. 
Since the In and Au layers are in a proportion where In is in abundance when 
compared to Au, interdiffusion occurs when AuIn2 comes in contact with Au layer on the 
package lid. If enough pressure is applied to allow intimate contact between the die and 
the substrate at a temperature above 157°C, the melting temperature of In, solid-liquid 
diffusion will occur resulting in bonding of two substrates. When In melts, it wets the 
adjacent Au layers to form the Au-In alloy, and liquid and solid components interdiffuse. 
When the assembly is held at temperature above 157°C, In melts and breaks up the AuIn2 
layer to form a mixture of liquid and solid. The mixture wets and dissolves the Au on the 
substrate to form more AuIn2. This solid-liquid interdiffusion continues until the mixture 
solidifies, followed by solid-state diffusion. The bonding is thus complete and it has a 
melting temperature much higher than the temperature at which it is produced. 
O2 plasma release was then performed to release MEMS. When thin Au (~100Å) 
was used to passivate the In layer, it was noticed that the In layer still gets oxidized and 
gets hillock formation. It was speculated that because of the thermal gradient in the O2 
plasma Au and In are getting interdiffused forming hillocks and because of the O2 
presence In is getting oxidized. Figure 52 shows the SEM image of the released NMEMS 
chip with the package frame area coated with In-Au. 
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Figure 52: SEM Image of the MEMS Chip With Torsion Mirrors and On Chip Lateral 
Feed-Throughs. In-Au was Evaporated on the Package Frame Bond Area. 
 
Figure 53: Solid Model of the Vertical Mirror Chip With Metallized Vertical Mirrors and 
Package Frame. 
Figure 53 shows the solid model of the vertical mirror chip with package frame.  
Thermo-compression bonding was performed to bond the vertical mirror chip to the 
NMEMS device chip using flip-chip bonder. The bonding setup is shown in Figure 54.  
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Figure 54: Schematic View of the Au-In Bonding Using Flip-Chip Bonder. 
Flip-chip bonder was used to pick up the vertical mirror lid, and the NMEMS 
device was kept on the bottom chuck. Alignment was performed to align the package 
frame areas of both the chips. After the alignment the arm with the vertical mirror chip 
was brought down, and the force was applied to bring both the chips in contact to each 
other. A force of 40N was used for successful bonding. Smaller forces were tried with 
less success. The temperature of the assembly was raised to 160°C and was kept at this 
temperature for 1 hour.  Various bonding time and temperatures were tried to compare 
the bonding. The bonding results are shown in Table 4 and the bonding interface is 
shown in Figure 55. As can be seen from the SEM image in Figure 55 the trenches are 
filled and there is hardly any notable interface to see where Au and In bonded. This 
shows that the interdiffusion had taken place successfully and there are no voids at the 
bonding interface and no apparent leakage points between the isolated metal electrodes. 
Figure 55. 
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Figure 55: Bonding Interface at the Metal Feed-Throughs. All the void sites were filled 
with conformal coating of Au-In at the bonding interface.  
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Table 4: Hermetic Sealing Results From Samples Bonded at Different Temperatures and 
Different Times. Bonding Force of 40N Was Used on All the Samples. 
Bonding 
Temperature 
(°C) 
Bonding Time 
(Minutes) Bond Strength 
He Leak Rates 
(Atm cc/s air) 
Gross Leak 
Test 
160 15 Not Bonded X X 
160 30 Good 3.0x10-8 Failed 
160 60 Good 5.4x10-8 Passed 
160 120 Good 3.8 x10-8 Passes 
180 15 Not Bonded X X 
180 30 Good 7.2 x10-8 Passed 
180 60 Good 3.2 x10-8 Passed 
180 120 Good 2.8 x10-8 Passed 
200 15 Not Bonded X X 
200 30 Good 3.6 x10-8 Failed 
200 60 Good 4.8 x10-8 Passed 
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11 
TESTING OF THE CCR 
 
For the testing of the CCR and to read the physical values of the sensor data three 
different components were required. First is the microsensor system which contains the 
microprocessors and drive electronics to modulate the CCR mirrors according to the 
sensor data and the second component is the transceiver which will transmit the laser 
beam to the CCR and will detect the retroreflected beam using an optical detector. The 
optical signal was then electrical processed and was serially transmitted to a computer 
where a LabVIEW program was used to display the physical values of the sensor data to 
the computer.   
11.1 Microsensor System 
 
Figure 56: System Level Block Diagram for Passive Optical Digital Communication. 
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Figure 56 shows the system level block diagram for passive optical digital 
communicator (PODC) [105]. The operation of the unit was controlled by a low power, 
CMOS 8-bit microprocessor, Tiny12, from Atmel. Tiny12 is based on AVR RISC 
architecture with 1K bytes flash memory and 64 bytes EEPROM that can be used for 
programming of control commands and data processing. The operation voltage is in the 
range of 1.8V~5.5V, suitable for battery operation, with operation frequency up to 1.2 
MHz. The power consumption of the microprocessor is about 2.2 mA when it is active 
and less than 1 μA when it is set at sleep mode. 
A surface mount temperature and humidity sensor, SHT11, from Sensirion was 
used for testing. The sensor has a capacitive polymer sensing element for relative 
humidity and a bandgap temperature sensor. Both are seamlessly coupled to a 14-bit 
analog to digital converter and a serial interface circuit on the same chip, allowing easy 
data processing, superior signal quality, a fast response time and insensitivity to external 
disturbances. Other sensors, such as bio-chemical sensors, can be potentially integrated 
into the system for further enhancing the functionalities as needed. 
The power of the unit was provided by two flat, 3V, flexible polymer batteries 
(Model FP-252903M002), connected in parallel, from Solicore, Inc. The size of each 
battery was about 29mmx25mm. As can be seen, the overall size of the sensor system is 
determined by the size of these batteries. The battery has a thickness of only about 0.37 
mm, allowing very low overall profile of the unit to about 6 mm. The normal capacity of 
each battery is 10 mAh. The sensor unit has both a miniature mechanical switch for local 
actuation, and an optical switch for remote actuation. Once actuated, the Tiny12 
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microprocessor sends the command to SHT11 to take temperature and humidity data in 
every second, then send the digital data to drive optical MEMS micromirrors of the CCR 
to realize passive optical digital communications (PODC). A voltage doubler (not shown 
in the figure) was used to increase the drive voltage from 3V from battery to about 9V, 
which is required for the electrostatic operation of CCR. 
 
Figure 57: Form Factor of the Packaged CCR 7.2mm×7.2mm×1.5mm. 
Figure 57 shows the form factor of the assembled CCR. The total dimension of 
the CCR was 7.2mmx7.2mmx1.0mm. The CCR was directly mounted to the flexible 
circuit board using epoxy. Initially anisotropic conductive film (ACF) bonding was used 
for mounting the CCR to the flexi circuit board. But shorting was noticed as the gap 
isolating the bond pads on the CCR chip was of the same size as the conductor balls in 
the ACF (30μm). Hence epoxy bonding was used to bond the CCR to the flexi board.  
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Figure 58: Fully Integrated PODC Microsensor Unit. (a) Front Side, (b) Back Side. 
Figure 58 shows the optical images of fully integrated PODC microsensor unit. 
Figure 58(a) shows the front side of the unit with mechanical and optical switches, CCR 
and a LED which indicates if the unit is ON or OFF. Figure 58(b) shows the back side of 
the unit with sensor and microprocessor along with the pogo pins for programming 
access. These pogo pins can also be used to read the data the sensor is sending to the 
CCR for debugging purposes.  
The overall power consumption of the sensor node was about 1.4 mA. This gives 
about 14 hours of continuous operation for a two battery unit, assuming a roughly 50% 
sleeping time for the microprocessor. The batteries can also be replaced easily. The 
current drawn when the unit is off is only about 2 μA, giving about 10,000 hours of 
“shelf life” if there is no “wakeup” from sleep mode. 
Such a sensor node would have very critical applications for remote sensing as an 
alternative to RF wireless sensing systems, as well as tagging, tracking, and locating 
applications, when small size, light weight, lowpower consumption, and more stealthy 
operations are needed. 
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11.2 Transceiver 
 
Figure 59: Block Diagram of the Transceiver Unit.  
Figure 59 shows the detailed diagram of the transceiver used. The transceiver unit 
consisted of a 780nm diode laser and a photomultiplier tube (PMT) as the optical 
detector. The assembly consists of a 780nm diode laser, a reflective mirror fabricated on 
a glass wafer, held at 45° to the outgoing beam and having a small hole for the outgoing 
beam to pass through. The laser beam from the diode laser was shot at the CCR on the 
microsensor board through the small hole and the ambient light limiter barrel. The 
incident light was then reflected back from the CCR which was being modulated using 
the SHT11 data. Hence the sensor data was imparted to the probing beam. Upon 
retroreflection by the remote CCR modulator, the modulated light beam enters a 
receiver’s barrel, reflects off the 45° mirror, passes through an optical bandpass filter and 
was focused by a thin fresnel lens to a small spot on the surface PMT. A spatial filter 
mask was embedded onto the PMT glass surface to block off-axis stray light. The 
combination of spatial and optical filters enabled operation of the sensitive PMT in 
  117
ambient light. For use with a near-IR laser, a spotting camera and LCD display were 
included on the top of the interrogator to allow the user to target the CCR. The PMT 
output was amplified and electronically filtered to block signals outside of the 25 KHz 
carrier frequency of the AM-modulated digital data produced by the CCR. The electronic 
signal passes through a digital AM demodulator (envelope detector and comparator) and 
level shifter to output RS-232 formatted data to a user-supplied PC. 
Figure 60 shows the mechanical drawing of the transceiver unit and Figure 61 
shows the optical image of the actual transceiver.  
 
Figure 60: Mechanical Drawing for the CCR Transceiver. 
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Figure 61: Optical Image of the Actual Transceiver. 
11.3 Sensor Data Using LabVIEW 
This electronically amplified signal was transferred to the computer using RS232 
and LabVIEW program was used to display the physical values of the temperature and 
humidity sensor on the computer screen.  
Figure 62 shows the block diagram of the LabVIEW program. Visa serial port VI 
(virtual instrument) was used for serial interface with RS232. COM1 port was selected 
for serial interface and the baud rate and the start stop bits were specified in the Visa sub 
VI. Property node was used to specify a timeout of ∞ to prevent the timeout error when 
no data is transmitted. Visa read sub VI was then used to read the first byte and compare 
it with ASCII character H. H indicates the start of the sensor data bytes. A case structure 
was used. If the first byte is H then the program enters true case.  
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Figure 62: LabVIEW Block Diagram for RS232 Interface.  
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Figure 63: LabVIEW Front Panel Showing the Temperature and Humidity Reading. 
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A while loop was created inside the case structure, and as long as the first byte is 
H it reads the next 3 bytes. Type casting was then used to convert the digital data to 
numeric values.  
The data was sent out from the PODC board once per second. It was programmed 
so that it sends out 0 as the start bit and 1 as the stop bit. The sequence of data sent is as 
follows 
xxxxxxxx – binary humidity LSB to MSB 
yyyyyyyy -  binary temp. data (low byte) bit 0 to bit 7 
zzzzzzzz   -  binary temp. data (high byte) 8 to 11 
the serial data looks like 
………0 00010010 10 xxxxxxxx 10 yyyyyyyy 10 zzzzzzzz 1…….. 
where 00010010 represents ASCII character H which represents the start of the 
data strings.  
Hence the second byte was converted to the numeric data and it represents the 
sensor data for humidity. The next two bytes reads the temperature data. Join number 
function was then used to combine the numerical values of both the temperature bytes. 
The raw data of the sensor was then displayed in the front panel as shown in .  
The output from the cast type function is the raw sensor data. Following formulas 
were used to convert that value to physical humidity and temperature values.  
For relative humidity: 
24102.7648.04 RHRHlinear SOSORH ∗×−∗+−= − ,                                                Equation 11 
where SORH is the raw sensor data and the absolute temperature value is given by 
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TSOeTemperatur ∗+−= 01.040 ,                                                                        Equation 12 
where SOT is the raw sensor data for temperature.  
These humidity and temperature values were generated using the above formulas 
and are then displayed both as numeric values and also on the humidity and temperature 
indicators. Temperature values can be changed from Celsius to Fahrenheit. 
White characters to a file sub VI were also used to save the sensor reading to a 
text file which can be opened in the excel page to monitor the changes in the sensor 
readings over a period of time.  
Occasionally the LabVIEW program gives a framing error when bits are missed 
from the first byte data. The LabVIEW program looks for an H after the start bit '0' is 
read. If any of the bits are missed the framing error occurs.  
 11.4 Test Setup and Results 
Initially the CCR was tested with dummy data generated using a signal generator. 
The torsion mirrors were modulated with an amplitude-modulated signal of 20V peak to 
peak. 180° out of phase voltage was applied to each side of the torsion mirror electrodes 
on the active MEMS chip. 780nm wavelength diode laser was used to incident light on 
the packaged CCR and the reflected signal was measured using a photomultiplier tube. 
Figure 64 shows the voltage signal applied to one side of the torsion mirrors and the data 
received by the photomultiplier tube. Data was transmitted at 9600 baud with a 50 KHz 
carrier frequency. Figure 64 shows the oscilloscope data. Two channels are shown where 
channel 1 shows the signal from the sensors and channel 2 shows the retroreflected signal 
as detected using PMT.  
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Figure 64: The Packaged CCR Was Tested by Modulating the Torsion Mirrors With an 
Amplitude Modulated Signal. The Retroreflected Signal Was Detected Using a 
PhotoMultiplier Tube (PMT).  Channel 1 Show the AM Modulated Signal Applied to One  
Side of the Torsion Mirrors, While the Channel 2 Shows the Retroreflected Data 
Received by the PMT.  
The packaged CCR (final PODC unit) was tested for wireless communication to a 
distance of up to 15 meters. The test setup for CCR testing is shown in Figure 65. The 
probing beam from the receiver was incident onto the CCR. The CCR mirrors were 
modulated using the sensor data and the data was transferred to the probing beam. The 
PMT receives the sensor data and the optical data was then processed electrically before 
being transferred to the computer via RS232. LabVIEW program was then used to 
convert this data to the temperature and humidity values and display it on the computer.  
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Figure 65: The Test Setup For Reading the Sensor Data With the Use of a CCR is Shown.  
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Figure 66 shows the optical data from the CCR receiver before any digital 
enhancement with a carrier signal frequency of 30 KHz and data rate of 2400bps.  
 
Figure 66: The Oscilloscope Data Shows the Digital Output From the CCR Unit. The 
Inset Image Shows the Detailed View of the High Frequency Carrier Signal and Low 
Frequency Enveloped Data Signal. 
ASCII character H was used as the start byte for the data stream. This is shown as 
the pink trace in Figure 67. The ASCII character H was manually generated using 
Hyperterminal to use as a reference. Channel 2 shows the unrectified data and channel 1 
show the rectified and enveloped data at the transceiver unit.  
  126
RS232 communication was used to transmit the output of the receiver to the 
computer. LabVIEW program was then used to convert the digital data into the sensor 
values of temperature and humidity, which were then displayed on the computer screen.  
 
Figure 67: The ASCII Character H Was Manually Generated Using HyperTerminal to 
Compare With the Transmitted Data. This is Shown in Pink Trace. Channel 2 (blue) 
Shows the Digitally Amplified Data and Channel 1 (yellow) Shows the Final Output 
From the Receiver.  
Figure 68 shows the digital data which was transmitted from the PODC unit to the 
transceiver. The pogo pins were used to get this data out of the sensor unit. The figure 
shows the ASCII character H as the start of the data string. The next byte shows the raw 
data of the humidity and the next two bytes combine together to give the raw data for the 
temperature. The raw data is also shown in the figure. The start and stop bits are also 
shown in the figure.  
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This data was then sent out from the PODC board once per second, and was 
received by the transceiver unit at the remote location. The optical data was detected by 
the PMT as discussed before and was amplified and rectified electronically.  
 
Figure 68: Sensor Data as Transmitted From the PODC Unit.  
Figure 69 shows the digital data from the oscilloscope received at the transceiver 
end. The respective decimal value is also shown. Channel 1 (yellow trace) shows the pre 
rectified data and channel 2 (blue trace) shows the rectified and enveloped data.   The 
data shown in Figure 68 and in Figure 69 were collected at different times and hence 
there is slight variation in the temperature bits. The humidity reading is the same. These 
raw data also match the values shown in the front panel of LabVIEW as shown in Figure 
63. Table 5 summarizes the raw data and physical data as read at different points during 
the testing. 
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The humidity was changed by blowing on the sensor and the change in humidity 
over time was recorded. The humidity changed from 16% to 70% and the temperature 
reading changed from 38.41° to 38.08°. 
 
Figure 69: Digital Data Received by the Receiver. The Binary and Decimal Data is 
Shown in the Figure. 
 
Table 5: Comparing the Raw and Physical Sensor Data at Various Levels of Testing. 
Measurement point 
Raw 
humidity 
reading 
Raw 
temperature 
reading 
Physical 
humidity 
reading 
Physical 
temperature 
reading 
PODC microsensor 
unit 32 224 16.72% 37.76 C 
Transceiver unit 32 192 16.71% 38.08 C 
LabVIEW 32 159 16% 38.41 C 
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12 
RESULTS AND DISCUSSIONS 
 
12.1 Two Step DRIE and Sidewall Improvement 
MEMS CCRs were fabricated, packaged and tested using different techniques. 
Techniques were developed to reduce the loading effect and aspect ratio dependence 
during the DRIE process. Sidewall angle of 89.8° or better for through wafer etches were 
achieved. Results were presented for etches as deep as 550μm. Excellent uniformity of 
etch rate and sidewall profile was noticed on a variety of different structures when the 
described DRIE approach was used.   The density of the areas, designed to be removed, 
varied across the wafer without any noticeable change in the etch rate of surface profile. 
This was achieved by performing the DRIE on thin 50μm channels, which kept the 
process parameters constant across different features. The process also showed minimal 
profile change with change in plasma conditions. 
Appendix B shows that if the CCR is assembled with mirrors which are 0.2° off 
the ideal dihedral angle the distance between the reflected light and the transmitted light 
will be 5.7cm when the distance between the detector and the receiver is 10m. A fresnel 
lens of this diameter can be used to focus the reflected light to the detector aperture.                         
However this angle of 89.8° was further improved to 90.08° by using KOH:IPA polishing 
on the DRIE surfaces. This polishing also improves the sidewall roughness from more 
than 122nm to less than 40nm, which significantly reduces the scattering losses from the 
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mirrors.   Though the improvement in the sidewall angle looks small (0.12°) its 
significance can be appreciated when we compare the calculated distance between the 
reflected light beams before and after polishing. When the offset angle from the dihedral 
angle is 0.12°, the distance between the probing beam and the reflected light is 2.25cm 
when the distance between the reflector and receiver is 10m. The prototype receiver 
which was discussed in the previous chapter had the receiver aperture of 5cm, which was 
big enough to collect the reflected light.  
Etch rates of approximately 2.6μm/min were recorded using this two step DRIE 
method. There is a trade off between etch rates and verticality, depending on the width of 
the uniform width trench pattern. Increase in the width will result in faster etches but the 
verticality might be compromised. Decrease in the width might result in better verticality 
but the etch rates will decrease. 50μm width was chosen, but optimization may need to be 
done to find a sweet spot between these two parameters. However the optimization would 
not be needed for different structures but only for a desired channel width.    
A drawback of this method is that two lithography masks were used instead of a 
single mask as in conventional DRIE process. This increases the design and lithography 
cost but nevertheless, the cost reduction in process gas consumption, and etch uniformity 
is more lucrative than lithography cost. Newer ICP etch equipments claim to achieve 90° 
sidewall profile [106] with an etch rate of 10μm/min. However optimization of etch 
recipe is required for different structures. Moreover sidewall roughness obtained by these 
tools is not suitable for optical applications. These tools might not be of interest for the 
researchers who already have a DRIE tool. A process which should work on most of the 
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DRIE tools with any kind of etch pattern and density was developed. No optimization is 
required for different shape structures.  It is suggested to use the described method of 
using uniform width trenches to further reduce the loading effect, which will result in 
more uniform etches and uniform sidewall angle all across the wafer even with newer 
DRIE tools. 
12.2 Low Temperature Hermetic Packaging Scheme 
In-situ development of package frame was also presented. The etching of vertical 
mirrors on an anodically bonded Si/Pyrex wafer pair resulted in package frame (Si + 
Pyrex) and package lid (Pyrex). Novel self-patterning lithography using flood exposure 
was presented to metallized the vertical mirrors and package frame while leaving the 
package lid transparent for optical probing. Spin on photoresist resulted in non uniform 
coating on the DRIE structures due to the topography. Micro pipettes were hence used to 
prevent this non uniformity and to prevent formation of bubbles at the interface of two 
vertical mirrors. A spray coating system for photoresist, if available, will circumvent the 
need for this modified coating process and will result in faster turn around of wafers.   
Low temperature hermetic sealing technique was also developed. MOEMS 
devices were hermetically sealed at the temperatures as low as 160°C using In-Au 
bonding. After bonding the In-Au alloy was formed which is known to have a melting 
point of more than 545°C. The bonded devices were hermetically sealed and passed the 
MIL-STD-883G which specifies the leak rates of 5x10-8 atm cc/s air for the package 
volume of 7.8x10-3 CC.  
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12.3 Surface Micromachining and Testing 
Surface micromachined active MEMS structures were fabricated using nitride as 
the structural layer. The nitride structural layer was sandwiched between metal layers to 
form mirrors and electrodes. The sandwiched structure reduces the mirror curvature 
which is caused by thin film stresses and it also allow for bonding layer for final 
packaging. The NMEMS mirrors were modulated at as low as 6Vpp - 20Vpp and had 
resonant frequencies ranging from 30 KHz to 50 KHz. Different runs were performed by 
varying the thickness of structural nitride and sacrificial polyimide to vary the operating 
voltage and resonant frequency.  
A PODC microsensor system with CCR was developed. The sensor system has 
very low power consumption (1.4 mA), a light weight (8 g), and a small form factor 
(30mm×30mm×6mm). The microsensor system has a temperature and humidity sensor 
for sensing purpose, a Tiny12 microprocessor for signal processing, and an optical 
MEMS device (active CCR) for remote free space optical communication. Such a 
microsensor system will find many applications in remote sensing, as well as tagging, 
tracking, and locating (TTL). 
A flexible circuit board has been design and a folded packaging scheme has been 
utilized to minimize the overall form factor. Two flat, flexible polymer batteries are 
incorporated to minimize the vertical profile to a few millimeters. The entire assembly of 
the microsensor system was performed and the optical characterization of the CCR and 
the electrical characterization of the sensor system were successfully demonstrated. 
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A prototype transceiver was developed which was used to probe the PODC unit 
and remotely sense the optical data as transmitted by the PODC sensor unit. Simpler 
setup was used to split the incoming beam and the outgoing beam. A PMT was used to 
detect the faintest of optical signal and the signal was further enhanced electronically to 
transmit it to a computer via serial interface. LabVIEW program was also developed to 
display the physical values of the sensor data at the computer placed at the central station.  
12.4 Investigation for Improving the Range 
The operating range of the above described CCR was limited by the signal 
available to the receiver. This signal depends on the quality of the reflector and in the 
case of the CCR it depends on the quality of the mirrors which make the CCR, and how 
well the CCR can retro reflect the incident light. The CCR assembled using the vertical 
mirrors and NMEMS parts have few limitations in terms of the sidewall roughness of the 
mirrors, and the surface curvature of the NMEMS mirrors. As mentioned before the 
vertical mirrors obtained by DRIE and KOH:IPA polishing suffer from roughness and 
hence the incident light gets scattered resulting in scattering losses. The maximum range 
over with a communication link works is given by [107]  
4
2
min
22
max 4 λπ
σ
S
fAPR = ,                                                                                            Equation 13 
where maxR = maximum range of detection 
  P   = incident power 
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  σ  = scatter cross section of CCR , which is defined as 4Π times the ratio of 
power density per unit solid angle scattered back towards the transmitter, to the power 
density (power per unit area of the incident light) 
  A = aperture area of the transmitter 
  f = dimensionless quantity which determines the gain of the transmitter in a 
given direction 
  Smin = minimum detectable signal which depends on the aperture of the receiver 
  λ  = wavelength of the light used.   
As the scattering from the CCR increases the scatter cross section decreases since 
the power density per unit solid angle going back to the transmitter decreases. It can also 
be seen from Figure 20 that while the scattering loss from a mirror with 40nm roughness 
is ~38% and it will decrease to <10% for a mirror with RMS roughness < 20nm. The 
CCR presented here works for 10-15 meters, but longer range communication is not 
possible using this CCR and receiver. Hence for longer range communications there is a 
need to fabricate vertical structures with better mirror finish, and MEMS mirrors with 
less stress to reduce the mirror curvature. Experiments were conducted using (110) Si 
wafer to fabricate the mirrors using DRIE and KOH polishing or just KOH etching, and 
silicon on insulator (SOI) wafer was used to fabricate stress free MEMS mirrors.  
 12.4.1 Future Work: Medium Range Passive Optical Digital Communicator 
(MRPODC) 
In applications where 15-50 meter range communication was desired MRPODC 
was designed and fabricated. Shorter range communication might also be possible with 
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this system, probably with an attenuator in front of the PMT (to prevent its damage), and 
if enough light is scattered to reach the detector.  
Vertical mirrors were etched in (110) Si wafer using KOH etching and MEMS 
mirrors were fabricated on silicon on insulator (SOI) wafer. The KOH etching gives 
atomically smooth sidewalls and mirrors fabricated on SOI wafer results in stress free 
mirrors due to the use of single crystal Si as the device layer. Vertical mirrors in the 
shape of a cross cannot be etched on a (110) Si wafer, so two orthogonal mirrors were 
fabricated separately and were bonded to the SOI chip in different steps unlike single step 
assembly/packaging as discussed before.  One set of structures consists of long vertical 
mirrors, with a gap in the center, without any package frame and the other set of 
structures consist of package frame and vertical mirrors. The process is illustrated in 
Figure 70. 
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Figure 70: Solid Model of the Process Describing the Assembly of CCR by Using 
Vertical Mirrors Etching on (110) Si Wafer. (a) MEMS Mirrors on SOI Wafer With 
Bonding Areas For the Vertical Mirrors, (b) First Bonding Using the Vertical Mirrors 
With a Diced Streak and No Package Frame, (c) Laser Liftoff Was Performed to Remove 
the Handle Wafer, (d) Vertical Mirrors With Package Frame Was Then Aligned and 
Bonded to the Assembly, (e) Hermetically Packaged and Assembled CCR. 
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Figure 70 shows the CoventorWare solid models describing the procedures used 
to assemble the CCR using the KOH etched mirrors on (110) Si wafer. MEMS mirrors 
were fabricated using SOI wafers which form the base for further bonding. The 
advantage of using SOI wafer is that the features have minimum stress as it uses single 
crystalline Si as the structure material. This is shown in Figure 70(a). KOH etching was 
performed on (110) Si wafer to get vertical mirrors. Two different sets of vertical mirrors 
were fabricated; with and without package frame area. The mirrors without the package 
frame area were then diced in the center to make the recess for the final assembly. The 
mirrors were then metallized and bonded to the SOI chip as shown in Figure 70(b). The 
SOI devices were then protected using photoresist and laser micromachining was then 
performed to liftoff the handle Pyrex chip from the top. This is necessary for the final 
bonding. This is shown in Figure 70(c). The other set of vertical mirrors with package 
frame were then flip-chip bonded to the assembly to package the final device, as in 
Figure 70(d). Au-Au thermo-compression bonding was again used for bonding, as shown 
in Figure 70(e). This final bonding results in hermetic packaging as there is no 
indentation on the SOI chip for electrical routing.  
To etch the vertical mirrors, a 550µm thick double side polished silicon wafer 
with 100nm of LPCVD-deposited Si3N4 was first anodically bonded to a Pyrex glass hold 
wafer. The mask structures were aligned to a (111) crystal plane using fan out structure 
mask and etching was then performed using 30% w/w KOH solution at 85°C for 4.5 
hours to etch through the wafer. The vertical mirrors were then sputter coated with gold 
(100nm Cr, 1000nm Au) using a back side exposed self-patterning liftoff process [15] to 
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increase reflectivity and allow thermo-compression bonding. Thermo-compression 
bonding (FineTech Pico5, 320°C, 41 MPa, 2 minutes) was performed, initially using 
structures without a package frame, to bond the vertical mirrors to the unreleased SOI 
chip. After the first bonding of one set of vertical mirrors, the handle Pyrex lid was 
removed using laser micromachining. A 248nm laser with 30mJ/pulse, 162μm spot size 
and fluence of 1.2m/cm2 was shot at every 5μm during the linear move, de-bonding the 
Pyrex chip from the device chip.   During this process the underlying active MEMS 
devices was protected from laser ablation debris using photoresist. After removing the 
protective photoresist, SOI chips were released in HF. A second thermo-compression 
bonding of a combined orthogonal vertical mirror and package frame was performed on 
the same chip to finish the assembly as shown in Figure 72. The glass wafer and package 
frame serve to protect the MEMS device and allow optical probing of the internal parts.  
Figure 71 shows the optical image of the MEMS chips after laser liftoff process. 
In Figure 71(a) the MEMS mirrors were not protected using photoresist and the debris 
can be seen on the active parts where as in Figure 71(b) the MEMS mirrors were 
protected using photoresist and after removing the photoresist no debris were found on 
the mirrors.  
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Figure 71: Optical Image of the Assembled Device. (a) MEMS Devices Were Not 
Protected With Photoresist During Laser Liftoff, (b) MEMS Devices Were Protected 
Using Photoresist During Laser Liftoff.  
 
Figure 72: Surface Deformation After Laser Micromachining. The Inset Image Shows 
Where the Laser Beam Hits to Release the Pyrex From Si3N4. 
Figure 73 shows the AFM scan of one of the mirror surface. The scanning was 
performed on an area of 40μmx40μm. The average roughness was measured to be 
~5.86nm and varied from ~6nm to ~12nm at various spots of the mirror. Optical 
profilometer was also used to measure the roughness and the measured roughness was 4-
6nm, as shown in Figure 74. 
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Figure 73: AFM Scan on the KOH Etched Mirror. Etching Was Performed Using 30% 
KOH at 85°C for 4.5 Hours.  
Dicing was then performed to separate different chips. On the mirrors without the 
package frame dicing was also performed at the center using a blade of 350μm width. 
Dicing was performed so that it dices through the Si but only partially through the Pyrex. 
The mirrors were then metallized and bonded to the SOI chip as described before. 
Novel use of laser micromachining to liftoff the handle wafer was also 
demonstrated. It is a quick release process without any wet chemistry. This process is 
compatible with other processes and once the underlying devices are protected the 
process is very clean to carry out. 
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Figure 74: Veeco Optical Profilometer Scan of KOH Etched (110) Silicon Wafer.   
12.4.1.1 Silicon-On-Insulator (SOI) 
SOI wafer consists of a stack of single crystal Si (SCS) which acts as the handle 
wafer, thin oxide layer which acts as the sacrificial layer and a thin SCS layer which acts 
as the device layer. SOI wafers can be used to fabricate MEMS devices with fewer 
processing steps and also provides stress free structural device layer.   
SOI wafer with 3μm thick device Si 2μm thick buried oxide and 500μm thick 
handle wafer was used to fabricate MEMS devices. The structural layer of the wafer was 
patterned using the structure mask. This mask defines the MEMS structures, anchors and  
routing of electrodes, and release holes on the device silicon. Anchors were defined with 
larger areas so that during the release the oxide under the device layer gets etched but not 
from under the anchor area. Once the photoresist is patterned DRIE was performed to 
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etch the exposed Si using photoresist as the masking layer. Only 14 Bosch cycles were 
required to etch 2.8μm (measured thickness of device Si) of device Si. Next the exposed 
O2 is etched using RIE etching. 60 minutes of RIE was performed to etch 2μm thick 
buried oxide. After the O2 etch, the photoresist was removed using acetone/methanol and 
long descum process.  
Metal (Cr/Au, 20nm/300nm) was then deposited to define the electrical routing 
and it was also deposited on top of mirrors to improve the reflectivity of the MEMS 
mirrors. The metals were then etched in Transene etchants.  
After the metal is patterned, the wafer was coated with photoresist and diced to 
get individual chips. The chips were then cleaned in acetone/methanol to remove the 
dicing debris and photoresist. The parts were released in 49% HF. It was experimentally 
found out that the release for 3 minutes and 15 seconds gives the best release. After the 
HF release the chips were transferred to DI wafer container. The DI wafer was 
continuously pored in the beaker to keep the DI wafer running and to completely remove 
the HF from the SOI chip. The chip was then transferred to two beakers containing IPA. 
After this the chips were dried in a vacuum oven at 80°C for 10 minutes.      
Figure 75 shows the 3-D scan of the released SOI chip and Figure 76 shows the 2-
D scan of the same SOI chip. It shows the surface curvature of 54mm which is much 
better than the average curvature of 19mm which was obtained from NMEMS mirrors. 
 
  143
 
Figure 75: Optical Scan of the Released SOI Chip.  
 
 
Figure 76: Optical Scan of the Released SOI Chip Showing the Mirror Curvature. 
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  12.5 Conclusions 
A working passive optical digital communicator (PODC) was demonstrated in 
this dissertation. It was demonstrated to send the sensor data to a remote location and it 
was successfully verified that the data read by the detector unit, at the remote location, is 
the same data as it is being sent out by the PODC sensor.  
Various new techniques were developed during this work. Vertical etching of 
550μm deep mirrors with sidewall angles of 90.08° and sidewall roughness of ~38nm 
was successfully demonstrated. Self-patterning liftoff process was also demonstrated 
which helps in designing packages for MOEMS/MEMS devices with less process steps. 
Versatile hermetic sealing method at 160°C was also successfully demonstrated and the 
devices successfully passed the military standards. Zero level hermetic packaging 
techniques for MEMS devices were developed and demonstrated.  
Techniques to reduce the overall form factor of the device were also demonstrated 
using a folding technique using flexible circuit board. Die level bonding of parts to 
assemble the application specific integrated circuit (ASIC) was also developed to reduce 
the overall form factor of the board.  
New liftoff method to release the handle wafer from the device wafer was also 
developed using laser micromachining. Unlike other wet release methods this method is 
very quick, does liftoff in few seconds, and also prevents the potential damage to the 
fragile parts from wet etchants.  
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Appendix A: Process Recipes 
Anodic Bonding 
 
Anodic bonding was used to bond one side of DSP Si wafer to Pyrex. The 
bonding parameters are shown in Table 6. Anodic bonding was performed on the 
indented side of Si. The other side of Si was patterned and DRIE was performed from 
this side. It was noticed that during the anodic bonding this side, where the DRIE is to be 
performed, gets dirty as it comes in direct contact with the bonding chuck. To prevent 
this contamination and scratching of surface a space SSP Si wafer was used. The rough 
side of this space wafer touches and bonding chuck and the polished side touches the 
DSP Si wafer. The indented side of this DSP wafer was then anodically bonded.  
  162
Appendix A: (Continued) 
Table 6: Parameters and Process Flow For Anodic Bonding. 
Step Command Parameter 1 Parameter 2 
1 Pump ON High Vacuum  
2 Wait Pressure 1x10-2 mbar 
3 Pump OFF   
4 Purge ON   
5 Wait Time 0:00:30 
6 Purge OFF   
7 Piston Down 500 N  
8 Heating 400°C 0:00:00 
9 Set Temp. Top 400°C  
10 Wait Temp Top 400°C 
11 Wait Temp Bottom 400°C 
12 Pump ON High Vacuum  
13 Wait Pressure 1x10-3 mbar 
14 Voltage ON Internal Negative 1000 
15 Wait Time 0:10:00 
16 Voltage OFF   
17 Piston UP   
18 Cooling 60°C 0:00:00 
19 Pump OFF   
20 Purge ON   
21 Wait Time 0:00:30 
22 Purge OFF   
23 Wait Temp Bottom 60°C 
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Appendix A: (Continued) 
 
Oxygen Plasma Ashing 
 
Oxygen plasma ashing was used during various processing steps in this 
dissertation. Different recipes were used to etch polymer from the DRIEed sidewalls, to 
etch photoresist so that the sidewalls of the photoresists are much smoother for further 
processing, and to clean off the remaining photoresists from the wafer after 
acetone/methanol cleaning. Table 7 shows the different recipes which were used.  
Table 7: Various Oxygen Plasma Recipes Which Were Used.  
Purpose O2 Flow (sccm) 
Ar Flow 
(sccm) 
CF4 Flow 
(sccm) R.F. Power Time 
Cleaning Wafers 300 0 0 400 10 
Smoothening 
Photoresist 
Sidewalls 
260 0 0 200 7 
Etching DRIE 
Polymers 400 0 0 400 60 
NMEMS Release 500 0 0 300 180 
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Appendix A: (Continued) 
 
PECVD Recipe to deposit SiO2 
 
Table 8: PECVD Recipe for SiO2 Deposition. 
 
LPCVD Recipe to deposit low stress Si3N4 
 
Table 9: LPCVD Recipe for Si3N4 Deposition. 
 
Si3N4 Reactive Ion Etching 
 
The process parameters used for Si3N4 are listed below. Photoresist was used as 
masking layer. 
 
 
 
 
Command Parameter 
Pump Lovac 
Pressure 900mTorr 
SiH4 Flow Rate 160 sccm 
N2O Flow Rate 900 sccm 
NH3 Flow Rate 0 
N2 Flow Rate 240 
He Flow Rate 0 
SF6 Flow Rate 0 
RF1 25 
Deposition Rate 47nm/min 
Command Parameter 
 Growth Pressure 173 Torr 
Temperature 840° C 
NH3  Flow Rate 20 sccm 
DCS  Flow Rate 100 sccm 
Purge Gas N2 
RF1 25 
Deposition Rate 4.83nm/min 
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Appendix A: (Continued) 
 
Table 10: RIE Etch Recipe for Si3N4. 
Command Parameter 
CHF3 flow rate 45 sccm 
O2 5 sccm 
Temp 24 
Pressure 40 mTorr 
RF Power 200 
DC 442 
Etch Rate 6nm / min 
 
Fabricating Vertical DRIE Mirrors 
 
1. Get 550μm thick, (100) 4" DSP Si wafer (from wafer world). 
2. Deposit 90nm thick Si3N4 using LPCVD. 
3. Spin Futurrex PY2000 positive photoresist on one side of the wafer at 
3000rpm for 40 seconds using a delta spin coating system. 
4. Soft bake the photoresist at 120°C for 60 seconds on a vacuum hot plate. 
5. Expose the wafer with the fan out mask for 3.4 seconds. Align the wafer 
so that the wafer flat aligns to a rectangle on the mask. This is to ensure 
that the features of the mask are roughly aligned in the <110> direction. 
6. Develop the photoresist in RD6 developer for 40 seconds 
7. Inspect the wafer for critical dimensions. 
8. RIE etch the Si3N4. 
9. Strip photoresist in acetone/methanol. 
10. Rinse the wafer in DI wafer and blow dry the wafer. 
11. Perform KOH etching (30% w/w KOH at 80°C) for 1 hour. 
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Appendix A: (Continued) 
 
12. Inspect the wafer using SEM images to determine the rectangle with least 
undercutting. This rectangle determines the crystal <110> direction. 
13. Again spin Futurrex PY2000 positive photoresist on one side of the wafer 
at 3000rpm for 40 seconds using a delta spin coating system. 
14. Soft bake the photoresist at 120°C for 60 seconds on a vacuum hot plate. 
15. Expose the wafer with the indentation mask in a mask aligner for 3.5 
seconds.  
16. Develop the photoresist in RD6 developer for 40 seconds. 
17. Inspect the wafer under the optical microscope. If everything looks fine 
proceed to the next step otherwise strip off the photoresist using 
acetone/methanol and repeat steps 3-17. 
18. Etch the exposed Si3N4 in RIE using CHF3 and O2 plasma. 
19. Strip off the photoresist using acetone/methanol. 
20. Even after wet cleaning there are small traces of PR left on the wafers. To 
clean this wafer, O2 plasma (cleaning wafer) is performed. 
21. Bond the wafer to a Pyrex wafer using anodic bonding. A spacer wafer is 
preferred to protect the other side. 
22. The back side of the wafer was then patterned using the KOH:IPA mask to 
pattern the Si3N4. 
23. Etch the exposed Si3N4 using RIE. 
24. Strip the photoresist using acetone/methanol and descum process. 
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25. Sputter coat the back side of the wafer with 1000Å thick Al. 
26. Spin 1813 on top of Al. 
27. Soft bake at 90°C for 60 seconds. 
28. Expose the photoresist with DRIE mask. 
29. Hard bake the photoresist at 120°C for 4 minutes. 
30. Plasma clean the photoresist in O2 plasma to smoothen the photoresist 
edges. 
31. Etch off the exposed Al by etching it in Al etchant for 3 minutes at room 
temperature. 
32. Strip off the photoresist. 
33. Perform DRIE for 700 cycles or until you can see the light go through the 
trenches when you take the wafer out of the DRIE chamber. 
KOH:IPA Polishing and Metallization 
 
1. After DRIE, flip the wafer upside down to remove the unwanted Si parts. 
2. Few Si parts get electrostatically stuck to the Pyrex and can be easily 
removed by putting the wafer in IPA. 
3. Strip off the Al using Transene Al etchant. After DRIE Al film takes much 
longer to etch. Just keep an eye and as soon as you see the entire Al being 
removed take out the wafer, rinse it and blow/spin dry it. 
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4. Dice the wafer using a dicing machine so that you have 5.8mmx5.8mm 
dies. Thermocarbon blades, model # 2.187-6A-30RU-3, were used for 
dicing. Spindle speed of 15KRPM, cut speed of 0.8 mm/sec and feed 
speed of 0.8 mm/sec were used for dicing.  
5. Strip off the photoresist. 
6. Mix KOH:IPA in the ratio of 3M:2M in a Pyrex beaker. The solution is 
made by mixing KOH:IPA:H2O::116:62:224 in the given ratio.  
7. Heat the solution to 50°C on a hot plate. 
8. Put a magnetic stirrer in the beaker, rotating at ~200rpm. 
9. Put the chips to be polished in the beaker for 1 hour. 
10. Remove the chips and rinse it thoroughly in DI water. 
11. Blow dry and inspect the chip under the microscope at an angle to see the 
sidewalls of the vertical mirrors. 
12. Black particles were noticed on the polished sidewalls after the KOH:IPA 
polishing. They were identified as iron particles with the help of EDAX. 
These particles were etched away by iron oxide etchant in 60 seconds.  
13. Using a micro-pipette take 2μl of futurrex negative PR (NR9 1000PY). 
Pour this PR on one edge of the vertical mirrors (at the cross section 
point). Care should be taken not to scratch the mirror surface with the 
pipette. Repeat this on all the 4 corners of the cross-hair. If done correctly 
one should not see any PR rings around the cross-hair areas. 
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14. Let the chip sit like this for 5 minutes. Spin the chip at 3000rpm for 40 
seconds.  
15. Let it again sit for 5 minutes. 
16. Soft bake the photoresist at 150°C for 60 seconds.  
17. It was noticed that during spinning some of the PR flows around the 
corner to the Pyrex, which is on the back side of Si. After soft bake clean 
the Pyrex side of the chip. To do this use acetone soaked kimwipes and 
with the help of a pair of tweezers gently rub the chip along the wipe. This 
cleans the Pyrex side and the same procedure is repeated with methanol 
soaked wipe to get rid of any acetone residue.   
18. After cleaning place the chips on top of a Si wafer with Pyrex side on the 
top. Flood exposure is then performed in the mask aligner. 
19. Post bake the photoresist on a hot plate at 100°C for 60 seconds 
20. Develop the photoresist in RD6 developer for 180 seconds 
21. After developing one should see PR just on the Pyrex window and there 
shouldn't be any PR left either on the package frame or the sidewalls of 
the vertical mirrors. 
22. Metallize the chips in a sputtering machine. Carbon conductive tape is 
used to hold multiple chips onto a Si wafer. One can also use photoresist 
for mounting the chips. 
23. Sputter coat 200nm/1μm Ti/Au on the chips. 
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24. After sputtering the wafer, dissolve the adhesive tape in acetone to remove 
the chips. 
25. Using a micro-probe release holes are manually created in the Au film. To 
do this the micro probe is used to remove Au from the bottom of the 
package frame area. It is not an active area for light to enter the CCR area 
hence doesn't damage the package lid/frame. 
26. After 45-60 minutes the released film of Au is removed with the help of 
fine tweezers.  
27. Small photoresist residue remaining on top of the package window is 
cleaned using descum recipe in plasma asher. 
KOH Etching on (110) Si Wafer and assembly of CCR 
 
1. Start with a 550μm thick (110) 4" DSP Si wafer. 
2. Deposited 90nm thick Si3N4 using LPCVD. 
3. Bond one side of the Si wafer to a Pyrex wafer using anodic bonding in a 
wafer to wafer bonder. Use a spacer wafer to protect the front side of the 
Si wafer  from getting scratched 
4. Spin Shipley 1813 photoresist on the Si. 
5. The fan out mask is mechanically aligned to the (111) wafer flat, and the 
wafer is exposed in the mask aligner.  
6. Developed the photoresist in MF319 developer. 
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7. Perform a 3 minutes descum to remove any residual photoresist from the 
developed areas. 
8. Etch the exposed Si3N4 for 15 minutes using RIE. 
9. After RIE perform an acetone/methanol clean and follow it by a short 
descum to clean the wafer. 
10. KOH etch the wafer using 30% w/w KOH at 85°C for 1 hour. 
11. DI rinsed and blow dry the wafer in N2. 
12. SEM images are used to determine the rectangles with least undercutting 
from the fan out structures. This determines the (111) crystal flat. 
13. The KOH etch mask is then aligned to the (111) crystal flat and the wafer 
is patterned using the KOH etch mask. 
14. After the short descum again etch the exposed Si3N4 using RIE. 
15. Clean the wafer again to get rid of any photoresist from the wafer. 
16. KOH etch eth wafer for 5 hours in a 30% w/w KOH bath. Use a magnetic 
stirrer at 300rpm to remove the H2 bubbles from the etch sites. 
17. Stop the etching when the wafer looks visually clear indicating that all the 
Si from the window is removed. 
18. Some black residue remains on the (111) surface and EDAX analysis 
shows that it was iron. 
19. Use an Iron oxide etchant for one minute to remove this residue. 
20. DI rinse the blow dry the wafer. 
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21. Spin Shipley 1813 on the wafer to protect the structures from dicing 
debris. 
22. Using the dicing machine dice the wafer to get required size chips. 
Separate the chips with package lids and the chips without the package 
lids. 6 mil (152.4μm) thick blade is used for this purpose. Dice the chips 
with the package frame to a size of 5.8mmx5.8mm. On the chips without 
the package frame separate the mirrors to get a single mirror of 3.1mm 
length. Perform this dicing so that the dicing blade cuts through the Si and 
bonded Pyrex. Make a second cut using 12 mil thick blades along the 
center of the long mirrors to make a gap between them. This form a 13.1 
mil gap. Perform this dicing performed so that the blade cut through the Si 
and only partially through the Pyrex.  
23. Clean the chips using acetone/methanol and blow dry them.  
24. Metallized the vertical mirrors using the same liftoff process as described 
before. 
25. Bond the chips without the package frame to the unreleased SOI chip 
using Au-Au thermo-compression bonding. 
26. Liftoff the co-bonded Pyrex using laser micromachining. During this 
process protect the underlying structures using photoresist. 
27. After liftoff strip the photoresist using acetone/methanol. 
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28. Release the SOI wafer using HF wet release. To avoid stiction after the 
release, place the chips in IPA solution for 5 minutes and then dry them in 
a vacuum oven at 80°C for 10 minutes. 
29. After the release, perform the second bonding using the chips with 
package frame.  
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Make and model of various tools used in this work 
 
Table 11: List of Tools, Their Manufacturer and Model Numbers. 
Purpose Manufacturer Model 
Thin film sputtering (Ti/Cr/Au) AJA  ATC1800 
Thin film LPCVD (Si3N4) Tystar Tystar 4600 
Thin film evaporation (Au/In) AJA PVDX-1800 Series  
DRIE Unaxis SLR-7701-10R-B BOSCH DRIE System 
RIE Unaxis 790-10-RIE System 
PECVD Unaxis  
Plasma release/clean/descum Tepla PVA tepla M4L Plasma Processing System 
Laser micromachining JPSA JPSA IX-500 Excimer Laser Micromachining System 
Flip-chip bonding Finetech Pico5 
Optical Microscope Nikon Nikon Eclipse L150 Optical Microscope 
Stereo zoom microscope Nikon SNZ800 
Shear strength testing Royce Royce Instrument DSW-001  
Wire bonding K&S K&S 4524D Ball Bonder 
Wafer bonder EVG EV501 
Dicing saw K&S 982-10 plus 
Thin film measurement Filmetrics F20 
Surface profilometer Tencor S-10 Surface Profiler 
Mask aligner EVG 620 
Spinner Delta 2OT2 
MEMS motion analyzer Umech Technologies MMA 
SEM Hitachi S4800 
SEM JEOL JSM-5910LV 
Optical profilometer Veeco NT3300 
Atomic force microscopy Veeco DI-3100 SPM/AFM 
Focused ion beam  FEI DB235 
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Calculating capacitance in NMEMS parts 
 
To determine the power consumption in NMEMS mirrors it was important to 
determine how much current the mirrors were drawing from the portable battery. Since 
the torsion mirrors can be considered as parallel plate capacitors, the capacitance was 
calculated as follows: 
F
m
m
m
F
d
AC 14
2
18
1 109513.23
10010010854.8 −− ×=⎟⎟⎠
⎞
⎜⎜⎝
⎛ ××⎟⎟⎠
⎞
⎜⎜⎝
⎛ ×== μ
μ
μ
ε ,                       Equation 14  
where ε is the permittivity of air. Since the metal on the bottom of Si3N4 was used as the 
top electrode the permittivity of Si3N4 is not used. 
A is the plate area of the capacitor and 
d is the gap between the capacitor plates. 
Total C FCCT 131 1037.725 −×=×==  
Current 
dt
dv
dt
dvc
dt
dqi .1037.7 13−×=== .                                                               Equation 15 
Since the mirrors are modulated using an AM modulated square wave signal with 
50Khz carrier wave, with 20V P-P signal, it is justified to say that the 20V change in 
voltage level is achieved in a time interval of reaches 20V in a time interval of 10μs. 
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Figure 77: Waveform Showing the Signal Used to Modulate the NMEMS Mirrors. 
Therefore we have  
Ai μ4756.1
1010
20.1037.7 6
13 =××= −
− . 
Therefore the current required to modulate a quad of CCR containing 25 mirrors should 
be approximately 1.4756μA. 
Power Wivp μ512.29104756.120 6 =××=×= − .                                                  Equation 16 
since the bit rate of the signal was 9600bps, the energy required per bit of data 
transferred can be given by 
bitnJ
bits
W /07.3
sec/9600
10512.29 6 =×
−
. 
However the actual current drawn by a quad of 25 mirrors was 100 times larger 
than the calculated current. It was concluded that the routing pads, which connect the  
  177
Appendix B: (Continued) 
 
mirrors to the bond pads also act as parasitic capacitors via the Si substrate and draw a lot 
of current. 
Table 12: Table Showing the Area of the Input Traces and Bond Pads.  
Electrode Area (μm) 
Input trace to +/- supply 152500 
Input trace to ground 80000 
Bond pad area for ground 1420342 
Bond pad area for +/- supply 1212443 
 
Capacitance due to the electrical traces can be calculated using the formula given 
in Equation 14.   
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These capacitors are in parallel and the total capacitor is given by 
F
CC
C 10
32
10355.1
11
1 −×=
+
=  
Ai μ271
1010
2010355.1 6
10 =×××= −
−  
and mWp 42.51027120 6 =××= − , 
which is about the measured power drawn by the devices. To improve upon this power 
consumption 3μm thick SiO2 was also deposited under the Si3N4 layer to make a  
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thicker dielectric layer on top of the wafer. It is also suggested in future designs to reduce 
the size of the input traces and bond pad areas to reduce this parasitic capacitance.  
 
Beam deviation with mirror misalignment 
 
If δ is the deviation of the dihedral angle from 90° the reflected beam gets split 
into two. The angle between the centers of these two beams is given by: 
δϑ ⋅= n
3
64 ,                                                                                                      Equation 17 
where n is the refractive index of the material filling the CCR and δ is the deviation from 
the dihedral angle.  
For a CCR assembled as discussed in this work, n=1. If the CCR works on the 
total internal reflection principle the n will vary accordingly. 
Therefore we get δϑ ⋅= 266.3 . 
If the deviation of one of the mirror from the dihedral angle of 90° is 0.1 radians) 
then we get =ϑ  3.266x0.1 = 0.3266 radians.  
Transreceiver
Reflector
d
x ϑ
δ
 
Figure 78: Calculating the Distance Between the Reflected Beams With the Deviation of 
the Orthogonal Mirrors From the Dihedral Angle. 
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As illustrated in Figure 78 if the distance d, between the reflector and the receiver, 
is 10m the distance between the two reflected beams will be given by 
dx /
22
tan =⎟⎠
⎞⎜⎝
⎛ϑ . 
By putting in the values we get  
mx 29.3= . 
Thus the reflected beams will be 1.645 meters away from the transmitted beam if 
the two mirrors are misaligned by 0.1 radians. Table 13 shows the list of angular 
deviation and distance between the reflected beams with changes in the deviation of the 
mirrors from the dihedral angle.  
Table 13: Calculating the Distance Between the Reflected Beams With the Deviation of 
the Orthogonal Mirrors From the Dihedral Angle.  
Deviation of one of 
the CCR mirrors 
(degrees) 
Angular deviation 
between reflected 
beams (degrees) 
Distance between the reflected beams 
and transmitted beam (cm), 10m from 
the reflector. 
0.05 0.1633 1.425 
0.08 0.2612 2.281 
0.1 0.3266 2.851 
0.2 0.6532 5.702 
0.5 1.633 1.425 
1 3.266 28.520 
10 32.66 293.11 
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Figure 79: Graph Showing the Change in 
Distance Between the Reflected Light With Deviation From Dihedral Angle. 
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